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Abstract
In recent years, the automotive industry has been characterized by a growth
in the field of electronics. This growth concerns many aspects in the car
design such as energy efficiency, safety, x-by-wire systems, connectivity and
comfort. For this reason, while in the past electronic power consumption
was negligible with respect to the total car energy consumption, a particular
attention is paid nowadays to the efficiency of these devices. Furthermore,
there is a political and social pressure to reduce CO2 emissions that results in
penalties and taxes for those companies who do not comply with the limits
imposed by national and international targets. It is clear that failure to meet
these standards causes a loss of competitiveness and profit. Therefore many
efforts have been made during the last years by the automotive industry to
find affordable solutions to improve the energy efficiency of each part of the
vehicle. For small power devices such as safety systems (airbag, adaptive
cruise control, collision avoidance etc...), vehicle networking, body (windows
drivers, led driver etc...) the state of the art technologies belong to the class
Smart Power Technology (SPT). Such class of technologies allows to include
in the same chip die low voltage digital and analog devices like MOSFET
and bipolar transistors (smart part) and power devices like high voltage
DMOS (power part). The smart part of the technology is used by designers
to implement systems like over temperature, short circuit protection and over
v
voltage management circuits, while the power part is used to implement the
power stage. The most widespread class of power stages is so far represented
by linear regulators because of their relative simplicity, low noise, small size
and low cost. The major weakness, however, is their typically poor efficiency.
As a consequence, although linear regulators still represent the main source
of profit, the automotive silicon industry is investing more in highly efficient
solutions such as switching converters. The main reasons that obstruct the
diffusion of switched-mode power supplies in low power automotive applica-
tions are the additional costs and additional area consumption caused by the
need to include bulky inductors.
Goal of this Ph.D. research is to explore on the fly efficiency optimization
strategies, also known as online efficiency optimization techniques, in which
the converter is dynamically brought to its maximum efficiency operating
point regardless of the specific operating conditions. This research activity is
conducted through the collaboration between Infineon Technologies Italia and
the Department of Information Engineering (DEI) of the University of Padova
within the framework of a contract of Apprenticeship in Higher Education
and Research, and focuses on modeling and design of efficiency optimization
techniques for high-frequency dc-dc converters in automotive applications.
Part of the research activity has been developed during a six months visiting
period at the Colorado Power Electronics Center of the University of Colorado
at Boulder, under the supervision of Prof. Dragan Maksimovic´.
The approach followed during the research activity aims to transfer the hard-
ware complexity from the power stage, that is typically the most expensive
part, to the control stage. In this regard, the digital control appears a natural
choice enabling the possibility to explore advanced control strategies and
modulation schemes that exploit the degrees of freedom offered by the con-
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verter for purpose of regulation and efficiency optimization. Moreover, being
the compactness one of the major issues, the soft switching capability become
a crucial aspect allowing to thereby increase the switching frequency without
compromise the converter efficiency and to reduce the passive component
size. The thesis is organized as follows. First of all, a general overview of the
automotive power electronics is presented in order to clarify the motivation of
this research. The first part of the thesis focuses on the steady state analysis of
the Dual Half Bridge converter with particular regard to the efficiency charac-
terization. Such topology is considered, in both its resonant and non-resonant
versions, because of its degrees of freedom inherently available in the converter
modulation space. Control strategy are proposed that allow to accomplish the
output voltage regulation and an online efficiency optimization. In systems
like the one under consideration, the controller moves the converter from one
operating point to a new one every time a new event occurs (for example a
load step or battery line variation). For this reason, a wide area of the control
space can be potentially spanned during the normal operations, therefore an
accurate dynamic analysis is mandatory to ensure the stability of the system
throughout the entire control space. For this reason another important topic
analyzed in this thesis is the dynamic study of digitally controlled Dual Active
Bridge converters. The dynamics introduced by uniformly sampled phase
shift modulators and combined phase shift and pulse width modulators is
analyzed in detail and incorporated into a multi-harmonic small-signal model
valid for both the resonant and non resonant dual half-bridge topologies.
All the results presented in this thesis are validated both via simulations and
experiments made on discrete components prototype.
vii
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Sommario
Negli ultimi anni si e` assistito ad un rapido sviluppo nell’ambito dell’elettronica
di potenza applicata all’industria automobilistica. Questa evoluzione riguarda
molti aspetti nella progettazione dell’automobile, ad esempio l’efficienza ener-
getica, la sicurezza, l’introduzione di sistemi x-by-wire, connettivita` e confort.
Per questa ragione, mentre in passato il consumo di potenza associato ai dis-
positivi elettronici era trascurabile rispetto al consumo totale dell’auto, oggi
si presta molta attenzione all’efficienza di ciascun dispositivo. Vi sono inoltre
pressioni sociali e politiche che spingono verso la riduzione delle emissioni
di CO2. Queste si traducono in sanzioni e tasse aggiuntive per le aziende
inadempienti nei confronti dei limiti imposti dalle normative nazionali e inter-
nazionali, e in un conseguente danno di immagine delle stesse. E` percio` chiaro
che non rispettare questi standard causa una perdita di profitto e competi-
tivita`. Percio`, negli ultimi anni, sono stati fatti molti investimenti finalizzati
a trovare soluzioni economicamente realizzabili con lo scopo di migliorare
l’efficienza energetica di ogni parte del veicolo. A questo proposito, il progetto
di sistemi di alimentazione ad alta efficienza e` di cruciale importanza. Per sis-
temi di alimentazione di dispositivi a bassa potenza quali i sistemi di sicurezza
(airbag, sistemi anti-collisione etc...), connettivita` e illuminazione, lo stato
dell’arte prevede l’utilizzo di circuiti di potenza appartenenti alla classe Smart
Power Technology (SPT). Questa tecnologia permette di includere nello stesso
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chip, componenti analogici, digitali e transistori di potenza. Il punto di forza
piu` importante di questa tecnologia e` la possibilita` di includere nello stesso
circuito integrato oltre che al convertitore, sistemi di anti-surriscaldamento,
protezione da cortocircuiti e sovratensioni e implementare sistemi di gestione
intelligente dell’energia. Per molto tempo, la classe di convertitori di potenza
piu` utilizzata e` rappresentata dai regolatori lineari. Le caratteristiche prin-
cipali di questi convertitori sono la loro bassa complessita` dell’hardware e
la riduzione dei costi e dimensioni. Per contro, risultano poco efficienti dal
punto di vista energetico poiche´ la regolazione della tensione di uscita avviene
dissipando la potenza in eccesso nel convertitore stesso. Di conseguenza,
benche´ i regolatori lineari rappresentino ancora la maggior fonte di profitto,
l’industria automobilistica sta investendo in soluzioni piu` efficienti come ad
esempio i convertitori a commutazione. Le ragioni piu` importanti che hanno
ostacolato la diffusione di questa classe di convertitori nell’ambito dei sistemi
a bassa potenza sono i costi tipicamente piu` elevati e l’ingombro causato
dall’impiego di componenti esterni quali induttori e condensatori di filtro.
Questa attivita` di ricerca di dottorato si inquadra quindi nell’ambito dello
sviluppo di tecniche di ottimizzazione online dell’efficienza, ossia sistemi nei
quali il convertitore e` mantenuto nel suo punto operativo di massima efficienza
a prescindere dalle condizioni in cui esso si trova. L’attivita` di ricerca e` svolta
in cotutela con Infineon Technologies Italia Srl nell’ambito di un contratto di
Apprendistato in Alta Formazione e Ricerca dal titolo “Studio e progetto di
architetture e topologie circuitali innovative per convertitori DC/DC ad alta
efficienza e ad alta frequenza di commutazione per applicazioni nel campo
dell’industria automobilistica”. Una parte dell’attivita` e` stata svolta durante
un periodo di studio di sei mesi presso il Colorado Power Electronics Center
dell’Universita` del Colorado a Boulder, sotto la supervisione del Prof. Dragan
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Maksimovic´.
L’approccio seguito mira a trasferire la complessita` dell’hardware dal conver-
titore al controllo con un impatto minimo sul costo complessivo del sistema.
A questo proposito, l’implementazione digitale del controllore rende possibile
lo sviluppo di strategie di controllo avanzate e schemi di modulazione che
sfruttano i gradi di liberta` del convertitore per motivi di regolazione e ot-
timizzazione dell’efficienza. Un esempio e` la possibilita` di utilizzare tecniche
soft-switching le quali consentono di aumentare notevolmente la frequenza di
commutazione senza compromettere lefficienza del convertitore e, in aggiunta,
di ridurre le dimensioni dei componenti passivi. In particolare la ricerca e` fo-
calizzata sullo studio dei convertitori a doppio mezzo ponte, nelle loro versioni
risonante e non risonante. Questa classe di convertitori e` stata scelta per la
bassa complessita` dell’hardware e per il numero dei gradi di liberta` che pos-
sono essere utilizzati per finalita` di controllo. La prima parte della tesi tratta
il tema della modellizzazione di questi convertitori dal punto di vista statico
con particolare attenzione agli aspetti che riguardano la caratterizzazione
dell’efficienza. Sulla base dei risultati ottenuti, sono proposte delle tecniche
di controllo multivariabile e ottimizzazione online dellefficienza. In sistemi di
questo tipo, il convertitore si porta da un punto operativo all’altro ogni volta
che si verifica un evento (ad esempio una variazione del carico o della tensione
di batteria). Per questo motivo, durante il normale funzionamento, il punto
operativo del convertitore puo` attraversare un’ampia porzione dello spazio
di controllo quindi e` richiesta un’accurata analisi dinamica per garantire la
stabilita` del sistema. Un’importante tematica affrontata in questa tesi, e`
lo studio dinamico dei convertitori a doppio mezzo ponte con controllo digi-
tale multivariabile. In dettaglio, sono stati approfonditi aspetti riguardanti
la modellistica della dinamica introdotta dai modulatori a sfasamento digi-
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tale a campionamento uniforme e dai modulatori a sfasamento e larghezza
d’impulso a campionamento uniforme. Tali modelli sono stati impiegati al
fine di costruire un modello ai piccoli segnali di tipo multi-armonica per il
convertitore a doppio mezzo ponte con controllo digitale multivariabile. Tutti
i risultati presentati in questa tesi sono validati tramite simulazioni e misure
sperimentali fatte su prototipi a componenti discreti.
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Chapter 1
Introduction
Contents
1.1 Overview of power electronics for automotive
applications . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 High efficiency converters . . . . . . . . . . . . . 5
1.3 Objective of the thesis . . . . . . . . . . . . . . . 10
1.1 Overview of power electronics for auto-
motive applications
In recent years, the automotive industry has been characterized by a global
growth in the field of electronics and analysts agree with the fact that this
tendency will be maintained for several years. Such a growth is principally
due to two reasons:
 Increasing cars demand, especially attributable to the BRIC nations
(Brazil, Russia, India and China).
 Rapidly increasing complexity and number of applications in the auto-
1
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Figure 1.1: Global light vehicle assemblies - forecast by region.
Source: PwC Autofacts (Q3 2013).
motive world.
In Fig. 1.1 the global car vehicles assemblies forecast is plotted for the pe-
riod 2012-2017 and confirms a global compound annual growth of about 5%.
Furthermore, the electronic content in the vehicle is thereby increasing. The
silicon cost in current cars is constantly increasing (Fig. 1.2a) with a total
electronic cost which is forecast to reach the 50% of the total car cost in
next fifteen years (Fig. 1.2b). Safety systems, advanced driver assistance
systems, efficient powertrain solutions, connectivity and comfort are all ele-
ments that contribute to sustain this trend. This tendency has both social
and political nature. For instance, rating agency like the american National
Highway Traffic Safety Administration (NHTSA) and the european European
New Car Assessment Programme (Euro NCAP) promote the development of
innovative safety systems which are nowadays based on electronic systems.
Protection systems like airbag and crash avoidance systems like emergency
braking systems and attention assist are becoming mandatory to obtain the
maximum rate. Since statistical data confirm a correlation between these
rates and car popularity, companies are investing many resources in this area.
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Figure 1.2: Car electronic content: (a) Average semiconductor content per vehicle,
(b) Automotive electronics cost.
Source: Spotlight on Automotive PwC Semiconductor Report 2013
Another key topic driving the automotive industry is the CO2 regulation.
Oil-dependence as well as climate change is subject of discussion for gov-
ernments and communities. Even though not in an uniform way, countries
have defined CO2 regulations aiming to reduce fuel consumption and emis-
sions. In Fig. 1.3, the main mandatory CO2 regulation for passenger car
is plotted with the window time 2000-2025. Concretely, such regulations
define penalties and additional taxes for those companies who not comply
with the limits or incentives for the customer. As a consequence, failure to
meet these standards causes a loss of competitiveness and profit. Therefore,
innovative and affordable solutions in the field of energy efficiency are also
required. In this direction, partial or full electrification of the vehicle aiming
to replace mechanical and hydraulic components with lighter electric devices
become a central point. Furthermore, all new electromechanical systems are
driven by an Electronic Control Unit (ECU) usually implemented with a
microcontroller. The number of ECUs in a car at the end of 2013 is around
70-90 for mid range cars and 100-120 for high end car. For all the reason
3
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February 2014
explained above, the electronic power consumption is no longer negligible
and an efficient power supply is mandatory. Another important reason that
makes it desirable to achieve high efficiency in automotive power supply is
the harsh condition in which power converters operate, especially for drive-
by-wire applications [1]. Since high environment temperature is the primary
reason of packaging limitations, minimization of the overheating caused by
power losses is an important point. DC to DC switched-mode converters
play an important role in this direction and they are replacing linear voltage
regulators, which have represented the most widespread technical solution so
far. Linear regulators provide a stabilized, high precision output voltage with
few external components in a very small footprint. However, the maximum
efficiency of such converters is equal to the ratio between the output and
the input voltage. In standard applications, the input voltage is around 12V
and the output voltage is 5V or 3.3V. Therefore, the use of linear regulators
leads to an efficiency of 41.6% or 27.5% respectively. On the contrary, an
4
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ideal switched-mode converter achieves an efficiency of 100%. For this class of
converters power losses are only caused by parasitic elements such as current
paths resistance and parasitic capacitances of electronic switches. These
parasitic elements only depend on the available technology.
The state of the art technology in the field of standard automotive power
supply is represented by the Smart Power Technology (SPT). SPT allows
the integration of analog, digital and power elements on one single IC with
consequent advantage of higher integration and cost reduction. Using this
technology, in small power applications (5-15W) the sole external components
are inductors and filter capacitors.
1.2 High efficiency converters
In recent years, many efforts have been made in the field of efficiency opti-
mization of power converters. The approaches followed by designers differ by
application and power rate, but they all aim to minimize the main causes of
losses in a converter. A first example of efficiency optimization relates to the
choice of the best hardware components and the choice of their parameters
in order to minimize the resistance of the current path and the transistor
parasitic capacitances. Beyond these consideration related to the available
technology, many techniques have been developed in the past to extend the
operating region in which the converter is characterized by high efficiency.
For instance, some techniques are based on an alternative driving strategies
including on-off control, dead time optimization and gate voltage control [2,3].
When the main cause of efficiency drop are the conduction losses, a typical
strategy adopted is the paralleling of switches or the adoption of a multi-phase
architecture [4–6] used to uniformly distribute the current in multiple paths
5
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1.2 High efficiency converters
In high frequency or high voltage applications switching losses represent one
major cause of efficiency drop. For such applications many researches propose
alternative topologies based on Quasi-Resonant Converters (QRC) [7–12] or
resonant converters [13–18]. Such converters are developed to guarantee the
Zero Current Switching (ZCS) or Zero Voltage Switching (ZVS) of transistors
to reduce the associated power losses. Quasi-resonant converters are based
on conventional converters with additional circuitry designed to modify the
switching behavior of the converter. Fig. 1.4 shows two examples of QRCs
based on buck topology. In such converters, additional resonant components
Lr and Cr placed to achieve soft switching are located in series or in parallel
with parasitic elements so that they actively contribute to the power conver-
sion. In these class of converters, transistors turn-on and turn-off instants
are typically imposed by the values of Lr and Cr to achieve ZVS or ZCS,
therefore they are usually frequency controlled with a constant on-time or
off-time modulation. Output filter elements Lo and Co are supposed to be
much larger then resonant components (Lo  Lr and Co  Cr).
The other soft switching class of converter is the class of resonant converters.
Resonant converters use the energy stored in a resonant circuit (resonant
tank) to perform the power conversion. Such converters are designed to
shape the tank current in order to make the switches operate in ZVS or ZCS.
Some examples are shown in Fig. 1.5 where simplified schematic diagrams
are sketched. Resonant converters can be classified depending on the type of
resonant circuit used (series or parallel) and on the connection of the load.
Hybrid examples of resonant converter are the LCC and LLC converters
sketched respectively in Fig. 1.5c and Fig. 1.5d. Reference [19] illustrates a
steady state analysis and design methodology of the LLC where the converter
is controlled with narrow variations of switching frequency. The paper also
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Figure 1.6: Schematic diagrams of the dual active bridge: (a) half bridge version,
(b) full bridge version, (c) impedance.
shows that the zero voltage switching can be achieved over the entire oper-
ating range. Reference [20] proposes a design methodology of a LCC-based
electronic ballast for fluorescent lamps.
Another approach to efficiency optimization is based on the choice of con-
verters in which many control inputs can be used for purpose of regulation.
A typical example is the class of Dual Active Bridge (DAB) converters il-
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lustrated in Fig. 1.6. Many versions of the DAB converters exist and they
can be categorized according to the bridge topology (half or full bridge)
or according to the kind of impedance placed between the bridges which
can be purely inductive or a resonant circuit. This class of converters is of
particular interest in the context of online efficiency optimization due to its
number of available control variables. This fact opens up the possibility to
exploit the degrees of freedom not directly used for purpose of regulation to
implement smart control and modulation techniques aiming to optimize the
energy efficiency. Some example are multi-angle control [21,22] and efficiency
optimized modulation scheme like those described in [6,23–27]. This approach
allows to use simple power stages and transfer the hardware complexity to
the control stage. Such multi-variable modulations aim to minimize the RMS
current [21, 22] of the inductor current or to extend the operating range in
which the converter operates in soft switching [25, 28]. This approach is
supported by the evolution of the digital control which allow the implementa-
tion of advanced techniques based on multi-variable control [6, 24,26,28–31].
When the efficiency optimization is performed by a multi-variable control,
the used strategy can be oﬄine or online. The oﬄine optimization requires a
preliminary efficiency characterization and the calculation of optimal control
trajectories typically stored in look up table [6,22,24]. In presence of variable
conditions caused by load and battery changes or environment variations
(for instance change in temperature) the best efficiency operating point can
be subjected to significant variations. As a consequence, pre-calculated tra-
jectories can only optimize the efficiency over a limited range of operating
conditions. On the contrary, online efficiency optimization is based on an
additional loop performing the efficiency optimization for instance through
the average input current minimization.
9
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1.3 Objective of the thesis
Goal of this dissertation is to propose and analyze online efficiency opti-
mization solutions for switched-mode power supplies employed in automotive
applications. Fig. 1.7 shows the power supply architecture considered through-
out this thesis. The automotive application block represents an electric or
electromechanical system, for instance an airbag system. This system is
commonly driven by an Electronic Control Unit (ECU) that is typically a
microcontroller supplied by a switching DC-DC converter connected to a
battery.
The first part of this thesis focuses on the efficiency characterization and
online efficiency optimization techniques of resonant and non-resonant dual
active bridge. The approach followed in this research is based on a muli-loop
system composed by a fast regulation loop and a slower efficiency optimization
loop. The regulation loop senses the output voltage and performs the control
by means of a digital regulator while the optimization loop performs a
minimum average input current tracking. The output voltage and average
input current are processed by a multivariable controller which acts on two
or more control variables of the converter, which act as degrees of freedom
exploited for efficiency maximization purposes. Converters considered in
this work are the resonant (chapter 4) and non-resonant (chapter 5) versions
of the dual half bridge converters of Fig. 1.6a. In conjunction with the
visiting program at the Colorado Power Electronics Center the resonant
version of the dual half bridge converter is studied in the context of a research
employing non-conventional technologies based on Gallium Nitride (GaN).
Since the disclosed efficiency optimization solutions involve the simultaneous
modulation of a number of control variables available in the resonant and
non-resonant topologies, such as the phase shift between input and output
10
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Figure 1.7: Block diagram of the online efficiency optimization scheme considered
throughout the thesis.
legs and the duty cycles of the two legs, it becomes crucial to reliably model
the dynamical response to the converter when subject to these types of multi-
variable modulations. The second part of the thesis therefore focuses on
the dynamic modeling of the system of Fig. 1.7. A generalized dynamical
modeling approach is developed which accounts for the effects of combined
phase shift and duty cycle modulations, and which simultaneously embeds
the important small-signal delay effects associated to the digital nature of
the modulators involved.
Following a brief description of the chapter contents is summarized.
Chapter 2: In this chapter a preliminary review of the physical phenom-
ena causing power losses during switches commutation is presented.
Subsequently, the soft switching condition is defined focusing on its
advantages. The conditions required to guarantee full soft switching
are also discussed. Then, a model to estimate the power losses for the
case of partial soft switching is proposed.
Chapter 3 In this chapter the steady state analysis of the Dual Half-Bridge
Series Resonant Converters is discussed with particular focus on the ef-
ficiency behavior. Methodologies based on exact calculation of resonant
tank current and voltage waveforms, fundamental harmonic approxima-
11
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tion and multi-harmonic approach are reviewed and compared.
Chapter 4 This chapter proposes a digital online efficiency optimization
technique for dc-dc Dual Half-Bridge Series Resonant Converters based
on the architecture illustrated in Fig. 1.7. The proposed technique
implements an advanced modulation scheme which exploits the degrees
of freedom inherently available in the converter modulation space in
order to simultaneously regulate the output voltage and maintain the
system in its maximum efficiency point. Furthermore, the proposed
multivariable control technique robustly brings the converter back to
maximum efficiency even in presence of abrupt load changes.
Chapter 5 In this chapter the steady state analysis of the non-resonant
version of the dc-dc Dual Active Bridge converter is presented. Each
region of the control space is characterized from the efficiency standpoint.
Moving from the results of this analysis, a digital online efficiency
optimization technique based on the architecture illustrated in Fig. 1.7
is discussed.
Chapter 6 This chapter introduces the dynamic analysis of the control
system of Fig. 1.7. A brief review of the dynamic phasor approach used
to model the dynamics of AC signals is given. Finally, the state of the
art regarding the dynamic modeling of uniformly sampled modulators
is introduced.
Chapter 7 This chapter clarifies the modeling procedure for describing the
small-signal dynamics of uniformly sampled phase shift modulators.
Then, it provides an extension of traditional phasor modeling to digi-
tal phase-controlled converters, allowing to account for the additional
modulator dynamics in the design of the closed-loop compensation.
12
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Chapter 8 This chapter discusses the small-signal dynamics of combined
phase shift and pulse width modulators when implemented digitally,
clarifying how the dynamical contributions of PSM+PWM around the
generic harmonic of the switching rate can be expressed in the framework
of dynamic phasor modeling. The study extends results discussed in 7 for
uniformly sampled pulse width and phase shift modulators, illustrating
the effects of sampling delays on the modulator output dynamics.
Chapter 9 This chapter addresses the problem of small-signal modeling of
digitally controlled dc-dc series resonant converters when controlled
using a combination of phase shift and pulse width modulation. The
analysis here disclosed, extends the dynamic phasor approach, employed
for instance when a pure phase shift control is used, to a more general
multi-harmonic model which accounts for the effects of duty cycle mod-
ulation on both the baseband components and the switching frequency
components.
Chapter 10 This chapter summarizes the main contributions of this disser-
tation and provides some conclusive remarks.
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2.1 Introduction
In this chapter the analysis of the switching losses of the half-bridge with
inductive load is presented. This configuration is widely used in power
electronics to design high efficiency dc-dc and ac-dc converters. The simplified
schematic diagram is shown in Fig. 2.1a in which the power switches are
mosfets M1 and M2. Such mosfets are driven in a complementary way by
the driving signals vg1(t) and vg2(t) defined in Fig. 2.1b with a dead time
tdead to prevent short circuits between voltage Vdd and the ground. Switching
behaviors of a power mosfet (and the associated power losses as well), depend
17
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Figure 2.1: Half bridge schematic diagram (a) and driving signals vg1(t) and vg2(t)
(b).
both on the topology in which the transistor is included and on the mosfet
physics. The primary cause of losses during a commutation is represented
by parasitic capacitances Cgsx, Cgdx and Cdsx. In section 2.2 the most used
model to study the switching behaviors is reviewed with particular focus on
power losses thematic during the turn-on and turn-off. In section 2.3 the
phenomena of soft switching is presented highlighting the conditions which
allow to reduce switching losses. In section 2.4 the case of partial ZVS in a
half bridge is presented and a methodology to calculate the associated power
losses is shown.
2.2 Overview of hard-switching power losses
Switching with an inductive load is very common in power electronics.
Fig. 2.2a shows the traditional test circuit used to study the switching
behaviors of a converter. The mosfet is represented by a three-port block
with parasitic capacitors Cgs, Cgd and Cds and a voltage-dependent current
18
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Figure 2.2: Switching circuit test with inductive load (a) and waveform vg(t) pro-
duced by the driver (b).
generator modeling the current flowing through the channel ich(t). In this
section the current flowing in the parasitic capacitors are indicated with iCxy
where x, y ∈ {g, d, s} and, for convention, the sign is positive when the current
flows from node x to node y. For instance, current iCgd(t) is the current
flowing in the capacitor Cgd and is positive when flowing from the gate to the
drain. The drain current id(t) is equal to
id(t) = ich(t) + iCds(t)− iCgd(t). (2.1)
If it is reasonable to assume that the current in the inductive load does
not change during the turn-on and turn-off intervals, the inductor can
be represented by a constant current generator IL. Finally, the driver is
represented by a pulse generator as shown in Fig. 2.2b.
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Figure 2.3: Main waveforms at the turn-on (a) and the associated trajectory of the
point (vds, ich) on the vds − ich plane (b).
Turn-on phase
The turn-on phase is described in Fig. 2.3. At the beginning of the turn-on
phase the mosfet is off, therefore the current IL flows through the freewheeling
diode Df and the capacitor Cds is charged to the voltage Vdd plus the diode
forward voltage. When at the time t0 the driver voltage rises from 0V to
Vgg, the gate voltage vgs(t) exponentially tends to Vgg with time constant
Rg(Cgs+Cgd). When vgs(t) reaches the mosfet threshold voltage VTH (at time
t1), the current can rise according with the triode mosfet current expression.
In this phase, the trajectory of the point (vds, ich) is vertical as shown in
Fig. 2.3b (point A to point B). When at instant t2, ich(t) reaches the value
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ID, the freewheeling diode turns off and the voltage vds is no longer clamped
to the voltage Vdd. As a result, the driver current discharges Cgd through the
channel. In this phase we have the relation
ich(t) = IL + iCgd(t) + |iCds(t)| > id(t) = IL (2.2)
and the trajectory is shown in Fig. 2.3b (point B to point C). In this phase the
gate voltage vgs(t) is almost constant and the value is known as plateau volt-
age Vplateau. Finally, at the instant t3, vds(t) drops below vgs(t) − VTH , the
mosfet enters in linear region, the gate voltage tends again exponentially
to Vgg and the resistance of the mosfet channel gets low. In this phase the
trajectory of the point (vds, ich) is the one from point C to point D in Fig. 2.3b.
An approximate power losses calculation can be accomplished with the fol-
lowing steps:
i) Calculate the plateau voltage using the mosfet current expression in
saturation mode
ID =
k
2
(Vplateau − Vth)2 (2.3)
where k is the product of the process transconductance parameter and
of the transistor width-to-length ratio.
ii) Calculate instants t1 and t2 through the relationsv(t1) = Vth = Vgg
(
1− et1/(Rg(Cgs+Cgd))
)
v(t2) = Vplateau = Vgg
(
1− et2/(Rg(Cgs+Cgd))
) . (2.4)
The capacitance at the gate (Cgs + Cgd) is typically reported in the
device data-sheet and indicated with Ciss. By Fig. 2.3a, the current
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rising time tri can be calculated as
tri = t2 − t1. (2.5)
iii) Calculate the voltage fall time tfv = t3 − t2. The time tfv is the
time which the constant gate current Vplateau/Rg takes to discharge the
capacitance Cgd
Vplateau
RgCgd
tfv = Vdd. (2.6)
iv) Finally, the power losses can be calculated integrating the instantaneous
power losses
p(t) = ich(t)vds(t) (2.7)
during the dead time. Assuming ich(t) and vds(t) piecewise linear, p(t)
is triangular in shape and the total power loss Pturn-on due to the mosfet
turn-on is further simplified as
Pturn-on =
∫
turn-on
p(t)dt ≈
≈ 1
2
VddIL(tri + tfv)fs.
(2.8)
Turn-off phase
The turn-off phase is the inverse process of the turn-on. In this section the
analysis is presented as done for the turn-on phase and some considerations
are given to motivate the need to make the converter switch in ZVS at the
turn-on. The turn-off phase is described in Fig. 2.4. At the instant t0 of
Fig. 2.4a, the current IL flows all in the mosfet channel and the drain-source
voltage is almost zero. When the gate driver voltage drops to zero, the
gate-source voltage vgs(t) tends to zero exponentially with time constant
22
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Figure 2.4: Main waveforms at the turn-off (a) and the associated trajectory of the
point (vds, ich) on the vds − ich plane.
Rg(Cgs + Cgd). In this phase, the current flowing in the channel is
ich(t) = IL − |igd(t)|. (2.9)
If IL  |igd(t)| then the channel current stays almost constant and the
trajectory of the point (vds, ich) is the one from point D to point C of Fig. 2.4b.
If |igd(t)| is comparable with IL then ich(t) decreases and the trajectory of
the point (vds, ich) is similar to those from D to C
′ or C′′ (see Fig. 2.4b).
When the mosfet enters in saturation at the instant t1, the current IL charges
capacitors Cds and discharges Cgd. In this phase the channel current is almost
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constant therefore, in analogy with the case of turn-on phase, the gate-source
voltage presents a plateau. In this phase, the trajectory of (vds, ich) is one
of those from C, C′, C′′ to B, B′ or B′′ as shown in Fig. 2.4b. Finally, when
vds(s) reaches VDD + VTH at the instant t2, the freewheeling diode turns on,
vgs(t) exponentially drops to zero opening the mosfet channel.
Now, an important consideration can be done. The integral
E =
∫
turn−off
id(t)vds(t)dt (2.10)
does not represent the total power losses during the turn-off phase, but is the
sum of the energy dissipated by the channel and the energy stored into the
parasitic capacitors. Since the Cds  Cgd we can assume that the energy is
all stored in Cds.
E =
∫
turn−off
id(t)vds(t)dt
≈
∫
turn−off
ich(t)vds(t)dt+ ECds
(2.11)
where ECds is the energy stored in Cds. This energy is definitively lost if
the switch turns on again in hard-switching mode. On the contrary, if the
successive turn-on is a ZVS transition, the energy can be recovered.
Moreover, if the driver discharges the gate capacitance with a high current,
the trajectory of the point (vds, ich) crosses regions characterized by low
instantaneous power losses. In this situation, since ich(t) drops before the
rising edge of vds, the transition is also called Zero-Current Switching (ZCS).
In those situations, power losses at turn-off can be neglected.
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2.3 Soft-switching
In section 2.2 the turn-on and turn-off transitions have been analyzed high-
lighting the main causes of losses. In both cases, the circuit of Fig. 2.2a was
considered and the current IL was assumed to be positive. If we consider the
case IL < 0, the above considerations are no longer valid. Let us analyze the
turn-off and turn-on phases in this situation:
 In the turn-off case, as vgs decreases and the channel becomes less and
less conductive, the (negative) channel current is progressively diverted
through the switch body diode Db, which becomes forward-biased. This
process is essentially lossless, and one speaks of Zero-Current Switching
turn-off. Notice, however, that the subsequent turn-off of the body
diode is usually lossy due to the associated reverse recovery transient.
 In a similar way, at the turn-on, the current already flows through the
diode Db so the switch can turn on with the voltage around 0V. This
situation is known as Zero-Voltage Switching (ZVS) turn-on.
The considerations expressed above, suggest that the soft switching capability
can be exploited if the device is included in a converter topology which is
able to shape the current in a convenient way.
2.3.1 Soft switching in a half bridge
Consider now the circuit of Fig. 2.5. Let us define the following parameters:
 Coss, defined as the small-signal capacitance measured between the drain
and source terminals of the MOSFET when vgs = 0. Coss is therefore
equal to the parallel combination of Cds and Cgd. Such capacitance is
typically non-linear, and its value depends on the drain to source bias
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Figure 2.5: Main waveform and topologies sequence during a ZVS transition in a
half bridge.
voltage. The Coss vs. vds characteristic can be typically found in the
device data-sheet.
 Csw, defined as the small-signal capacitance measured at the switching
node A when both mosfets composing the bridge are turned off (e.g.
during the dead time).
Since the voltage vds1 across Coss1 is
vds1 = Vdd − vds2, (2.12)
the total capacitance Csw at the node A is
Csw(vds2) = Coss1(Vdd − vds2) + Coss2(vds2). (2.13)
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Figure 2.6: Capacitances Coss1, Coss2 and total switching node capacitance Csw as
function of the switching node voltage vA.
The plot of Coss1, Coss1 and Csw as function of the switching node voltage
vA = vds2 is shown in Fig. 2.6 for the mosfets Infineon OptiMOS
®3 power
MOSFET of the type IPD036N04L G and Vdd = 12V.
Suppose at time t < t0 the current IL is positive, the high side mosfet M1
is on and the low side M2 is off. At time t0, M1 turns off as explained in
section 2.2. During the interval t0 < t < t1 the switching node capacitance
formed by the parallel of Coss1 and Coss2 is charged by the inductive current
IL . In this phase, the energy stored in Coss1 is recovered and the capacitance
Coss2 is charged. Once the voltage vds2 gets negative, the body diode of
M2 is forward biased and turns on (t1 < t < t2). At instant t3 the dead
time ends and M2 turns on at ZVS with low losses. This condition is here
referred to as full ZVS turn-on and occurs if the current IL is large enough
to charge/discharge the switching node before the end of the dead time. This
is an attractive feature for switched-mode converters because it allows to
increase the switching frequency without efficiency penalties. To calculate
the minimum current to guarantee full ZVS turn-on, consider the equation
of the switching node capacitance assuming that the current IL is constant
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during the dead time
Csw(vA)dvA = ILdt (2.14)
which can be integrated as
∫ Vdd
0
Csw(vA)dvA =
∫ t1
t0
ILdt. (2.15)
By (2.15) the minimum inductor current IL,min to achieve full ZVS is
IL,min =
∫ Vdd
0
Csw(vA)dvA
tdead
. (2.16)
The time interval tD2 in which the body diode of M2 remains forward biased
can be calculated as
tD2 = tdead −
∫ Vdd
0
Csw(vA)dvA
IL
, (2.17)
therefore, defined VD the forward diode voltage, the associated power losses
are
PD2 = ILVDtD2fs. (2.18)
On the contrary, if IL is negative, when M1 turns off the current flows through
the diode D1. After the dead time, the mosfet M2 turns on in hard switching
as explained in section 2.2. Notice that in this case the energy previously
stored in Cds2 is not recovered.
These considerations suggest that for the case of the half bridge, the best
situation occurs when the current is positive in the mosfet which turns off.
Therefore, the modulation scheme of converters employing half bridges, may
be chosen is such way that the inductor current can be shaped to have the
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Figure 2.7: Topologies sequence (a) and main waveforms during a partial ZVS
transition in a half bridge (b).
appropriate sign.
2.4 Partial soft-switching
Consider the case of the half bridge of Fig. 2.1a in which the current IL is
positive, the mosfet M1 turns off and, after a dead time tdead, M2 turns on.
This is the situation which allows to recover the energy stored in the parasitic
capacitance Coss2. However, if the current IL is not large enough (i.e. condition
(2.16) is not met), at the end of the dead time the capacitance Coss2 is not
completely discharged and Coss1 is not completely charged to Vdd. The
switching process is sketched in Fig. 2.7. In this case both the discharging
process of Coss2 and the charging process of Coss1 are completed through
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Figure 2.8: Equivalent circuit at the end of the dead time. Transistor M1 is off
and M2 is on.
the resistive path represented by the newly formed channel of MOSFET M2.
This situation is here referred as partial soft-switching because only a portion
of the energy stored in Coss2 is recovered. From Fig. 2.7, an approximate
power losses calculation associated to the case of partial soft-switching can
be performed in two steps,
i) Calculation of the switching node voltage Vx = vds2(t1) at the end of
the dead time.
ii) Calculation of the power losses during the time interval [t1 t2] caused
by the discharge of Coss2 and by the charge of Coss1 through the on-
resistance of M2.
The solution of this problem is not simple because Coss1 and Coss2 are
non-linear and voltage-dependent.
As for i), let us calculate Vx numerically by solving the following equation∫ Vx
0
Csw(vA)dvA =
∫ tdead
0
ILdt, (2.19)
As for ii), consider the equivalent circuit of Fig. 2.8 valid during the time
interval [t1 t2]. At time t2, the transient is assumed to have completed
and goal of this discussion is the calculation of the power dissipated by
the on-resistance Ron of the mosfet. The approach followed hereafter is an
extension of the model disclosed in [32] where a method for modeling non-linear
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capacitances based on the definition of linear equivalent capacitances is used.
In such a method, the calculation is performed in the special case in which
the inductor is disconnected (e.g. IL = 0) and therefore the switching node
is discharged from Vdd to 0V and vice versa. The mentioned model is here
reformulated for the case of partial soft-switching, i.e. for a generic value of
vds1(t1). Notice that in the case we want to model, since the mosfet resistance
is small (Ron in Fig. 2.8), the capacitance currents i1(t) and i2(t) are much
greater than IL. In other words, we can state that the inductor current does
not significantly alter the charging-discharging process so that IL can be
neglected. The quick increment of the derivative dvds2/dt in the time interval
[t1 t2] with respect to the one in the interval [t0 t1] confirms the validity of
our hypothesis. The foregoing considerations lead to the following expressions
describing the circuit of Fig. 2.8

d
dt
vds1(t) =
1
Coss1(Vdd − vds2)i1(t)
d
dt
vds2(t) =
1
Coss2(vds2)
i2(t)
. (2.20)
Since the current flowing in the resistor Ron is
vds2(t)
Ron
≈ vds2(t)
Ron
+ IL = i1(t)− i2(t) (2.21)
the dynamic equation describing the circuit of Fig. 2.8 is
[Coss1(Vdd − vds2) + Coss2(vds2)] d
dt
vds2(t) = −vds2(t)
Ron
(2.22)
that can be written in terms of the switching capacitance
Csw(vds2)
d
dt
vds2(t) = −vds2(t)
Ron
. (2.23)
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Equation (2.23) shows that the circuit of Fig. 2.8 is equivalent of the circuit
formed by the switching node capacitance Csw(vds2) and the on-resistance of
the mosfet as shown in Fig. 2.8. Therefore, the energy dissipated on Ron can
be conveniently calculated using the latter equivalent circuit yielding
Ex =
∫ Vx
0
vCsw(v)dv. (2.24)
In a similar way, named Vy the voltage shorted at the turn-off of M2 and
turn-on of M1 (see Fig. 2.7), the corresponding lost energy is
Ey =
∫ Vdd
Vdd−Vy
(Vdd − v)Csw(v)dv. (2.25)
The total power losses in the case of partial soft switching are then
Ppart,ZV S = fs(Ex + Ey). (2.26)
When particularized to the case of IL = 0, we have Vx = Vy = Vdd and
(2.26) can be expressed in terms of an equivalent capacitance Ceq as explained
in [32],
Ppart,ZV S = 2CeqV
2
g (2.27)
where Ceq is the linear equivalent capacitance of the mosfet which have the
same amount of stored charge at Vg as the non linear capacitance Coss,
Ceq =
1
Vg
∫ Vg
0
Coss(v)dv. (2.28)
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3.1 Introduction
In this chapter the steady state analysis of the Dual Half Bridge Series Reso-
nant Converter (DHB-SRC) illustrated in Fig. 3.1a is presented. The analysis
is formulated for a general combination of duty cycle/phase shift modulation
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Figure 3.1: Schematic diagram of the Dual Half Bridge - Series Resonant Converter
(a) and Voltage waveforms at node A and B (b).
in order to be readily applicable to the online efficiency optimization strategy
discussed in the next chapter.
In Fig. 3.1a the input half bridge behaves as an inverter and produces the
waveform vA(t) at the node A from the battery voltage Vg. On the other
hand, the output half bridge produces the waveform vB(t) at the node B.
Voltage waveforms vA(t) and vB(t) produced by each leg are illustrated in
Fig. 3.1b for an arbitrary operating point. Parameters of waveforms vA(t) and
vB(t), are duty cycles DA, DB and phase angles ΦA, ΦB. Notice that, with
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the definition here used, phase ΦA has the meaning of a leading angle, while
ΦB has the meaning of a phase delay. Therefore, the total phase difference Φ
between vA(t) and vB(t) is
Φ = ΦA + ΦB. (3.1)
In steady state, voltages waveforms vA(t) and vB(t) are periodic with period
Ts =
2pi
ωs
=
1
fs
(3.2)
where fs is the switching frequency and ωs is the angular switching frequency.
The voltage vA(t)− vB(t) is applied to a LC series resonant circuit producing
the resonant tank current i(t), which is in turn rectified by the output half
bridge to produce the output current io(t). The capacitor Cout is placed to
filter the current io(t). The following parameters can be defined:
 Zo =
√
L
C
is the characteristic impedance of the resonant tank.
 ω0 = 2pif0 =
1√
LC
is the resonant angular frequency.
 r =
ωo
ωs
is the ratio between resonant and switching frequency.
 M =
Vo
Vg
is the conversion ratio of the converter.
Among the methodologies presented in literature, the two most commonly
used approaches are the one based on the analytic determination of current
waveforms [33] and the one based on the fundamental harmonic approxima-
tion [15,19,22]. The first is based on the solution of the differential equations
governing the dynamics of the resonant tank inductor current i(t) and the
resonant tank capacitor voltage vC(t) during each of the phases inside the
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switching period. In order to obtain manageable equations, the lossless ap-
proximation is commonly employed. Therefore, this methodology is only valid
if it is reasonable to assume that non-idealities do not significantly modify
the converter operation.
The methodology based on the fundamental harmonic approximation con-
sists in neglecting all the higher order harmonics and it is justified by the
passband nature of the resonant tank. This way all the current and voltage
waveforms are supposed to be sinusoidal and the calculation of the quantities
of interest such us the power delivered to the load are straightforward. When
the converter of Fig. 3.1a is driven above resonance fs > fo, because of the
passband nature of the resonant tank, higher order harmonics are automati-
cally filtered. On the contrary, if the converter is driven below frequency, the
fundamental harmonic approximation is valid under the condition that the
resonant frequency f0 is placed close enough to the switching frequency. If
switching frequency is much lower than the resonant one, other harmonics
may be amplified by the resonant circuit and the fundamental harmonic
approximation is no longer valid. In this work, the resonant converter of
Fig. 3.1a is driven above resonance (r < 1).
This chapter is organized as follows: Section 3.2 reviews the analytical method-
ology based on the calculation of the exact current and voltage waveforms.
Section 3.3, on the other hand, illustrates the analysis of the DHB-SRC is the
methodology based on the fundamental harmonic approximation. In section
3.4, it is shown that the duty cycle modulation can cause a high distortion
in some operating regions. The limitations of the fundamental harmonic
approximation are highlighted for this case and a multi-harmonic approach is
presented.
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L
vA(t) vB(t)
i(t)
C
+ −vE(t)
vC(t)
Figure 3.2: Equivalent circuit of the tank network of a series resonant converter.
3.2 Steady state analysis of the DHB-SRC
based on exact waveform calculation
Consider the simplified circuit describing a resonant tank supplied by wave-
forms vA(t) and vB(t) sketched in Fig. 3.2. The switching period is in general
divided in m subintervals j = 1 ÷ m, each one corresponding to a con-
verter topological configuration. For each subinterval j, dynamic equations
describing the system are:
d
dt
i(j)(t) =
1
L
(
v
(j)
E (t)− v(j)C (t)
)
d
dt
v
(j)
C (t) =
1
C
i(j)(t)
(3.3)
where v
(j)
E (t) is the voltage applied to the resonant tank and its value depends
on the switches state as shown in Tab. 3.1.
Defining the base quantities
Vn , Vg : base voltage
In ,
Vn
Z0
: base current
(3.4)
normalized solutions of (3.3) are:
37
Steady state analysis of the DHB-SRC
Table 3.1: Voltage applied to the resonant tank as function of the switches configu-
ration.
M1 M2 M3 M4 vE(t)
ON OFF OFF ON Vg
ON OFF ON OFF Vg − Vo
OFF ON OFF ON 0
OFF ON ON OFF −Vo
i
(j)
n (θ) = I
(j)
n,0 cos (rθ)−
(
V
(j)
Cn,0 − V (j)En
)
sin (rθ)
v
(j)
Cn(θ) =
(
V
(j)
Cn,0 − V (j)En
)
cos (rθ) + I
(j)
n,0 sin (rθ) + VEn
(3.5)
where θ = ωst and
 I
(j)
n,0 is the normalized value of the current at the beginning of the
subinterval j.
 V
(j)
Cn,0 is the normalized value of the voltage vC at the beginning of the
subinterval j.
 V
(j)
En is the normalized value of the voltage applied to the resonant tank
during the interval j.
Eq. (3.5) are the representation on the normalized plane of the resonant
current and resonant voltage. In [33], where a series resonant converter with
an output diodes bridge is presented, the solution (3.5) is written as
in(θ)
2 + (vCn(θ)− VEn)2 = ρ2 (3.6)
where
ρ2 = I2n,0 + (VCn,0 − VEn)2 . (3.7)
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Expression (3.6) shows that the point (vCn(t), in(t)) describes an arc on the
normalized state space centered in c = (VEn, 0) with radius ρ. In that case the
problem of the calculation of transistors turn-on and turn-off angles become
a geometrical problem.
For the case of the dual active bridge converter, turn-on and turn-off instants
are univocally individuated by the phase shift and duty cycles.
Values of initial conditions V
(j)
Cn,0 and I
(j)
n,0 are calculated for each phase of the
switching period imposing the continuity of waveforms vc(t) and i(t) and the
output current can be calculated integrating the resonant current in the active
period of transistor M3. In the next session the problem is solved for a generic
switching sequence. Notice that the switching sequence depends on the value
of phase shift and duty cycles, therefore the calculation has to be performed
for all possible sequences which, for the converter of Fig. 3.1a are seven. In
section 3.2.1 a systematic method to find initial conditions of equation 3.5 is
shown for a generic switching sequence. In section 3.2.2 the method is used
for the case in which vA and vB are square waveforms (DA = DB = 0.5) and
with positive phase shift ϕ > 0. Another approach which allows to calculate
an approximate but more general result will be presented in section 3.3.
3.2.1 General method
The analytical determination of the current waveforms requires a systematic
method for complex topologies. The outcome is the mathematical expression
of phase currents as a function of phase shift, duty cycles and other design
parameters of the converter. The integral of such current over those subin-
tervals partecipating to the power transfer to the output gives the average
output current.
As said above, each switching period is divided in m subintervals. Let us
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indicate the duration of the j-th subinterval with δj , here expressed in radiants.
By (3.5), the value of the state variable x (x ∈ {in, vCn} for the DHB-SRC)
at the end of the j-th subinterval can be written as function of the initial
value X
(j)
0 and is here referred as x
(j)
f . Imposing the continuity of the state
variable during the switching instants, and indicating with x
(j)
0 and x
(j)
f the
vectors of initial and final values of the subinterval j
x
(j)
0 =
[
I
(j)
n,0 V
(j)
Cn,0
]T
x
(j)
f =
[
i(n)n (δj) vCn(δj)
]T
,
(3.8)
we can write
x
(j)
f = Mjx
(j)
0 + NjV
(j)
En
= Mjx
(j−1)
f + NjV
(j)
En .
(3.9)
Let us define the matrix
Mm,j =
m∏
k=j
Mk. (3.10)
Iterating (3.9) we can obtain the expression x
(m)
f as function of the initial
values x
(1)
0
x
(m)
f = Mm,1x
(1)
0 +
(
m−1∑
j=1
Mm,j+1NjV
(j)
En
)
+ NmV
(m)
En
= Mm,1x
(1)
0 + F
. (3.11)
Finally, imposing the steady state condition
x
(m)
f = Mm,1x
(1)
0 + F = x
(1)
0 , (3.12)
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the initial state variable vector x
(1)
0 can be calculated giving
x
(1)
0 = (I−Mm,1)−1 F, (3.13)
where I is the identity matrix.
3.2.2 Case DA = DB = 0.5
As anticipated, the analysis disclosed in section 3.2.1 may be done for all
the switching sequences to give a complete result. In this section the case
of square waveform (DA = DB = 0.5) is presented. As explained above, the
steps to follow are the following:
i) Identification of the switching sequence.
ii) Calculation of matrices Mm,1, F and calculation the initial conditions
x
(1)
0 using (3.13).
iii) Calculation of the average output power integrating the instantaneous
power at port B.
As for i), consider the main waveforms of the converter shown in Fig. 3.3
which allows to write the table 3.2.
Following the steps described in 3.2.1 and using the parameters listed in
Tab. 3.2 it is possible to write matrices Mm,1, F
Mm,1 =
cos (2pir) − sin (2pir)
sin (2pir) cos (2pir)
 (3.14)
F =
 sin(2pir)− sin(pir) +M{sin [r(pi − ϕ)]− sin [r(2pi − ϕ)]}
cos(pir)− cos(2pir) +M{cos [r(2pi − ϕ)]− cos [r(pi − ϕ)]}
 (3.15)
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Figure 3.3: Main waveforms of the converter in steady state.
Table 3.2: Switching sequence for the case DA = DB = 0.5.
Phase M1 M2 M3 M4 vE(t) V
(j)
En (t) δj
j = 1 on off off on Vg 1 ϕ
j = 2 on off on off Vg − Vo 1−M pi − ϕ
j = 3 off on on off −Vo −M ϕ
j = 4 off on off on 0 0 pi − ϕ
and finally calculate the initial conditions I
(j)
n,0 and V
(j)
Cn,0I
(j)
n,0 =
1
2
csc(rpi) [M cos(rϕ)−M cos(r(ϕ− pi)) + cos(pir)− 1]
V
(j)
Cn,0 =
1
2
csc(rpi) [M(sin (r(ϕ− pi))− sin(rϕ)) + sin(pir)]
(3.16)
Integrating the current expression over the subintervals in which M3 is on
(j = 2 and j = 3), the average output current or, equivalently, the average
output power can be calculated. Defining the base power
Pn =
V 2g
Z0
(3.17)
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Figure 3.4: Normalized output power plotted with parameters r = 0.67 and
M = 5/12.
the final expression of the normalized output power Pout,n is the following
Pout,n =
Pout
Pn
=
M
2pir
cos
(
r
pi − 2ϕ
2
)
cos
(
r
pi
2
) − 1
 (3.18)
Expression (3.18) shows that the maximum power capability occurs for
ϕ = Φmax =
pi
2
. (3.19)
In Fig. 3.4 the expression (3.18) is plotted for the case r = 0.67 and M = 5
12
.
3.3 Analysis based on fundamental harmonic
approximation
In previous sections the steady state analysis of the DHB-SRC was described
based on an analytical approach. In general, the method yields a number of
expressions of the output power equal to the number of possible switching
43
Steady state analysis of the DHB-SRC
L
vA,1(t) vB,1(t)
i(t) CRpar
Pout
Figure 3.5: Resonant tank representation in the fundamental harmonic approxima-
tion.
patterns. In this section an approximate method based on the Fundamental
Harmonic Approximation (FHA) is explained. The method allows to calculate
a general expression of the output power that is independent of the switching
sequence and is in general accurate enough for the design standpoint. Under
the FHA, the resonant circuit can be drown as shown in Fig. 3.5. The parasitic
resistance Rpar embeds the resonant tank inductor and capacitor ESR (ESRL
and ESRC) as well as of the on-resistance Ron of the electronic switches
Rpar = ESRL + ESRC + 2Ron. (3.20)
The quality factor Q of the resonant tank is defined as
Q =
Z0
Rpar
. (3.21)
Sinusoidal waveforms vA,1(t) and vB,1(t) are the fundamental harmonics of
vA(t) and vB(t) 
vA,1(t) =
2
pi
Vg sin (piDA) sin (ωst+ ΦA)
vB,1(t) =
2
pi
Vo sin (pidB) sin (ωst− ΦB)
(3.22)
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and associated phasors are
~V A =
2
pi
Vg sin (piDA) e
+jΦA
~V B =
2
pi
Vo sin (pidB) e
−jΦB
. (3.23)
In this work, the amplitude of a phasor is the amplitude of the associated
fundamental harmonics. The power transferred to the load can be calculated
as the active power absorbed by the generator vB,1
Pout = <
[
1
2
~V B~I
∗
]
(3.24)
which leads to the expression
Pout = 2QrM sin (piDB)×
× r cos (Φ) sin (piDA)− rM sin (piDB) +Q
(
1− r2) sin (piDA) sin (Φ)
pi2Z0
[
r2 +Q2 (1− r2)2
] (3.25)
Expression 3.25 shows that the power transfer can be controlled by acting on
the control inputs DA, DB and Φ which represent the degrees of freedom of
this topology. This feature can be exploited to perform a multivariable control
which regulates the output voltage and simultaneously uses the degrees of
freedom not directly used to perform the regulation to achieve further goals
like efficiency optimization, EMI reduction or dynamics improvement. This
thesis focuses on online efficiency optimization and in chapter 4 the problem
of the optimization for the DHB-SRC is discussed.
The maximum power capability Pmax = Pout(Φmax, DA,max, DB,max) is calcu-
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Figure 3.6: Phase shift of the maximum power point as function of Q for some
values of parameter r.
lated solving the equations system
∂
∂Φ
Pout = 0
∂
∂DA
Pout = 0
∂
∂DB
Pout = 0
(3.26)
which yields the solution
Φmax = arctan
(
Q
1− r2
r2
)
DA,max = 0.5
DB,max = 0.5
. (3.27)
The solution (3.27), shows that the maximum power transfer occurs for
DA = DB = 0.5 while Φmax is a function of resonant tank quality factor Q
and parameter r. In Fig. 3.6 the value of Φmax as function of Q for some
values of r is plotted. As can be seen by the figure, Φmax tends to 90
◦ for
high values of Q (i.e. low values of Rpar) and decreases as the dissipation
effects increase.
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For the simple case of lossless tank (Q→∞), the expression (3.25) can be
simplified giving the following expression
P ′out = lim
Q→+∞
Pout
=
2
pi2
r
1− r2
VgVo
Z0
sin (piDA) sin (piDB) sin (Φ)
(3.28)
As anticipated, under the FHA and in the lossless tank case, maximum power
transfer in the forward direction occurs for DA = DB = 0.5 and Φ = 90
◦. At
this operating point one has
P ′out,max =
2
pi2
r
1− r2
VgVo
Z0
. (3.29)
Expression (3.29) shows that the FHA allows to calculate simple relations
which are generally sufficient to design the converter through the choice of
parameters r and Z0.
Dividing both terms of (3.28) by the output voltage Vo, the expression of the
output current is obtained
Iout =
2
pi2
r
1− r2
Vg
Z0
sin (piDA) sin (piDB) sin (Φ). (3.30)
3.4 Multi-harmonic approach
Although the FHA is typically a valid approach to develop useful relations
for converter design, such relations may not be accurate enough for the
analysis point of view. For instance, in some operating points the spectrum
of the inductor current consists of not negligible higher order harmonics. As
a consequence, the estimation of switching and conduction losses can be
compromised by a not accurate calculation of parameters like current values
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Figure 3.7: Total harmonic distortion of the resonant tank current.
at the switching instants and RMS resonant current.
In order to quantify the validity of the FHA let us define the Total Harmonic
Distortion (THD) of the resonant tank current waveform
THD =
√
I2rms − I2rms,1
Irms,1
, (3.31)
where Irms is the RMS value of the resonant tank current i(t) while Irms,1
is the RMS of the fundamental harmonic of i(t). This parameter tends to
zero when the distortion is low and grows up for highly distorted waveforms.
THD of i(t) is shown in Fig. 3.7 on the DB = 0.5 plane and as a function of
DA and Φ, obtained with the above procedure and by evaluating Pout over
seven harmonics. Contours of Fig. 3.7 refers to the case of conversion ratio
M = Vo
Vg
= 5
12
, r = 0.67 and resonant circuit quality factor Q = Z0
Rpar
= 10.
Notice that around the maximum power point (DA = 50%, Φ = Φmax) the
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current distortion is less then 10% so the equation (3.29) can be considered
accurate enough for the design. On the other hand, the presence of regions
characterized by high THD motivates the use of a multi-harmonic model to
analyze the steady state proprieties of the converter. The methodology used
for derivation of Eq. 3.28 can be extended for the calculation of the power
transferred by the generic n-th harmonic yielding
Pout,n =2QrM sin (npiDB) ·
nr cos (nΦ) sin (npiDA)− nrM sin (npiDB) +Q
(
n2 − r2) sin (npiDA) sin (nΦ)
npi2Z0
[
Q2 (n2 − r2)2 + (nr)2
]
(3.32)
and then the total active power transferred by the converter is evaluated by
summing over the spectrum,
Pout =
+∞∑
n=1
Pout,n. (3.33)
In a similar manner, it is possible to derive analytical expressions for the tank
RMS current Irms,n associated with the n-th harmonic, as well as the total
tank RMS current. The above considerations allow to approximate the active
power, the tank RMS current and the current values during the commutations
arbitrarily well by taking a suitable number of terms in the summation. The
total RMS current is then evaluated as
I2rms ≈
N∑
n=1
I2rms,n (3.34)
and, being Isw,x the current at the switching instant tx (x = 1..4) one has
Isw,x ≈
N∑
n=1
|In| cos (2pinfstx + arg In). (3.35)
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Figure 3.8: Power contours (a) and efficiency contours (b) of a DHB-SRC on the
DB = 0.5 plane as function of Φ and DA.
The switching instants tx can be directly derived by the knowledge of the
operating point (Φ,DA,DB):

t1 = −DA
2
Ts
t2 =
DA
2
Ts
t3 = −DB
2
Ts +
Φ
2pi
Ts
t4 =
DB
2
Ts +
Φ
2pi
Ts
. (3.36)
Fig. 3.8a reports the constant contours of normalized output power Pout/Pout,max.
For any given output power level, there are infinite steady-state points in
which the system could operate. Such steady-state operating points, however,
are not equivalent in terms of efficiency and, in general, a maximum efficiency
point exists. As a numerical example, Fig. 3.8b reports the constant efficiency
contours in the DB = 0.5 plane with the same parameters of Fig. 3.8a. The
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Table 3.3: Parameters of the DHB-SRC Case Study
Switching frequency fs 200kHz
Input voltage Vg 12V
Output voltage Vo 5V
Maximum output current Iload,max 1.2A
Tank capacitance C 630nF
Tank inductance L 2.1 µH
Output capacitance Co 110 µF
Equivalent parasitic resistance Rpar 0.2Ω
Input current sensing resistance Rsense 0.2Ω
efficiency η of a switching converter can be calculated as
η =
Pout
Pout + Plosses
(3.37)
where Plosses are the power losses of the converter calculated including con-
duction and switching losses of the converter with the specifications listed
in Tab. 3.3 in which Infineon OptiMOS®3 power MOSFET of the type
IPD036N04L G are used. As for the conduction losses, expression (3.34)
is used for the RMS current calculation and seven harmonics are taken
into account. For the switching losses contribution, power losses are calcu-
lated for each operating point depending on the nature of the commutation
(hard-switching, full soft-switching or partial soft-switching) as explained in
chapter 2. Expressions (3.35) are used to estimate the current value at the
switching instants, limiting the summation to twenty harmonics. In Fig. 3.8b
one constant power contour is overlapped to highlight that even though there
are infinite operating points compatible with any power value, they are not all
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equivalent from the efficiency point of view and therefore the control inputs
Φ and DA can be managed in order to keep the converter in its maximum
efficiency point. The latter consideration is the focus of chapter 3.
52
Chapter 4
Online efficiency optimization
technique of a DHB-SRC
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4.1 Introduction
This chapter presents a method to perform an online efficiency optimization
for dc-dc Dual Half-Bridge Series Resonant Converters. Section 3.3 shows
that for any power level there are infinite compatible operating points that
are, in general, not equivalent from the efficiency standpoint.
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Figure 4.1: Block diagram of the proposed multivariable control.
The described technique implements an advanced modulation scheme which
exploits the degrees of freedom inherently available in the converter modulation
space in order to simultaneously regulate the output voltage and maintain the
system in its maximum efficiency point. The proposed system is illustrated
in Fig. 4.1 and includes a fast control loop regulating the output voltage, and
a slower optimization loop minimizing the average input current Ig. As for
the regulation loop, it relies on a standard PI compensation designed for a
given bandwidth and stability margins. On the other hand, the optimization
loop is implemented as a minimum current tracking minimizing the average
input current Ig. The algorithm employed for minimum current tracking is by
all means analogous to the well known Perturb&Observe method commonly
employed for Maximum Power Point Tracking in photovoltaic systems [34,35].
The flowchart of the algorithm is sketched in Fig. 4.2. Effectiveness of such
solution is ensured by the uniqueness of the maximum efficiency point for any
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Figure 4.2: Flowchart of the Perturb&Observe algorithm for minimum input current
tracking.
given output power level. From this prospect, two important considerations
can be done from Fig. 3.8b
1. Controlling the converter on the plane portion DA < 0.5 is equivalent
to controlling it in the complementary half-plane (DA > 0.5), both from
the power delivering and efficiency standpoint.
2. To within such symmetry of the efficiency characteristic, the power
contours presents an unique absolute maximum efficiency point.
In Fig. 4.1 the digital regulator produces a discrete time control signal
u[k] updated on a clock cycle basis at the beginning of the switching period
while the optimization block produces the parameter α. Update frequency of
the parameter α is lower than the switching frequency to avoid interference
between regulation and optimization loop. The map block translates the pair
(u[k],α) into the modulating signal used to drive the converter. In this work,
phase shift ϕ and duty cycle dA are used to perform the multi variable control
while duty cycle dB is kept constant, therefore modulating signals are the
duty cycle reference udA [k] and phase shift reference uϕ[k]. The control point
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can then be defined as:
Q[k] = (uϕ[k], udA [k]) (4.1)
The choice of the map is the key of the method because it defines the adopted
control strategy. In section 4.2, regulation issues deriving by a bad choice of
the map are illustrated and a solution is then presented in section 4.3.
Fig. 3.8b shows that the plane portion ϕ > Φmax is characterized by low effi-
ciency, therefore the converter is made work in the other half plane (ϕ < Φmax).
Notice that because of the power contours symmetry (Fig. 3.8a), this restric-
tion does not limit the power range.
In the following, the modulating signal udA [k] is expressed in normalized form
so it can assume values in the range [0, 1] while uϕ[k] is expressed in radians
and can assume values in the range [−pi, pi].
4.2 Non-interacting control
The simplest choice of the map consists in assigning signals u[k] and α
directly to the phase shift and duty cycle modulating signal uϕ[k] and udA [k].
This approach is here referred to of Non-Interacting Control. Following this
approach the map can be: uϕ[k] = u[k]udA [k] = α . (4.2)
In this manner, with reference to Fig. 4.3a, the regulation loop acts horizontally
along the (ϕ,dA) plane while the slower optimization loop would act vertically.
The serious drawback of this implementation is observed in the case of abrupt
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Figure 4.3: Non-Interacting control: operation across different power levels in the
control plane (a) and corresponding time-domain waveforms (b).
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load step bringing the converter from a low to a higher power level. As
example, consider the case in which the system is forced from 70% of the
maximum power, to 15% and vice versa. Starting from point A at 70% level,
after the load change to level 15% it can quickly find a point on 15% constant
current contour. Then, the optimization loop can find the optimal point
B. However, after a load change from 70% to 15% starting from B, due to
the fast regulation loop acting on ϕ only, the system would not immediately
find a new steady state operating point corresponding to 70% load power,
but would rather saturate at ϕ = 90◦. This point corresponds to a 50%
steady-state power, insufficient to meet the load demand. As a result, output
voltage regulation would be temporarily or definitively lost. Fig. 4.3b shows
the situation by means of a Simulink simulation. As can be seen by the figure,
after the load step the output voltage drops and the system is not able to
maintain the regulation.
4.3 Interacting control
In order to overcome the regulation issues explained in the previous section the
control strategy named Interacting Control is proposed. With this method,
control point Q[k] is constrained to lie on a control line always passing through
the maximum power point while the optimization loop looks for the best
efficiency point by adjusting the slope of the control line. Expressing the
phase shift in radians, control line equation is
dA = α (ϕ− Φmax) + 0.5 (4.3)
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Figure 4.4: Interacting control: operation across different power levels in the control
plane (a) and corresponding time-domain waveforms (b).
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and a possible map isuϕ[k] = u[k]udA [k] = α (u[k]− Φmax) + 0.5 . (4.4)
With this map, u[k] is the phase shift modulating signal while α is the line
slope.
To demonstrate the robustness of the interacting control, consider the situation
which causes regulation faults when using the Non-Interacting Control. In
this case, as can be seen by Fig. 4.4a, when the converter is brought from
15% level to 70% of the maximum power, the regulation loop immediately
finds the new steady-state point regardless of the severity of the transient.
The slower efficiency optimization loop would then gradually rotate the line
until the best efficiency is achieved for that power level at point A. Fig. 4.4b
illustrates this situation with a Simulink based simulation in which only the
dissipative effects caused by the conduction losses are modeled.
Notice that the choice of this map is not unique. For instance, an alternative
map that can be used to constrain the control point on the line defined in
(4.3) involves the use of polar coordinates. To make the discussion consistent,
let us define the normalized control point Qn[k],
Qn[k] = (uϕ,n[k], udA,n[k]) =
(
uϕ[k]
pi
, udA [k]
)
. (4.5)
In this case a possible map isuϕ,n[k] = Φmax,n − u[k] cosαudA,n[k] = 0.5− u[k] sinα . (4.6)
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Using this map, u[k] is the distance between the point Qn[k] and the nor-
malized maximum power point (Φmax,n, 0.5) while α coincides with the angle
γ formed by line udA = 0.5 and the line individuated by points (Φmax,n, 0.5)
and Qn[k].
However, for low power applications low complexity calculations are typically
preferable to minimize the controller power consumption. For this reason,
map defined by (4.4) is more suitable than the one defined by (4.6) and it
will be used throughout this thesis.
4.4 Implementation
The proposed multivariable control is prototyped with parameter listed in
Tab. 3.3. For faster prototyping and testing of the digital technique, the
voltage regulation and the optimization algorithm are implemented on a
Cyclone-II FPGA development board from Altera. Sensing and A/D path
for the input current is designed for a resolution of 1 mA/LSB. As previously
anticipated in chapter 3, the parasitic resistance Rpar models MOSFETs
on-resistances as well as the resonant tank equivalent resistance. As for the
minimum input current tracking algorithm, it is clocked at Tclk = 1ms in order
to allow the output voltage regulation loop to settle to a new steady-state point
before the control line slope is further updated. For the Perturb&Observe
algorithm to work properly and reach the absolute maximum efficiency point,
the latter must be unique and no relative maxima should exist in the efficiency
vs. duty cycle plots. Otherwise, the system could reach a suboptimal steady-
state point. A preliminary experimental characterization of the converter
efficiency is performed and illustrated in Fig. 4.5 for different output power
levels and as a function the parameter α expressed in rad−1. Correspondingly,
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Figure 4.5: Experimental verification of the uniqueness of the efficiency maximum
point.
theoretical efficiency calculated with the model derived in section 3.4 is shown.
The value of Rpar used in this work and reported in Tab 3.3 is obtained by
the expression
Rpar = ESRL + 2Ron, (4.7)
where ESRL is the inductor resistance measured at the switching frequency
using an impedance analyzer. The value of the mosfet on-resistance Ron is
the one indicate in the device data sheet. Experimental results confirm the
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Figure 4.6: Simplified small-signal block diagram of the system.
existence of a unique maximum efficiency point for all power levels.
4.5 Regulation loop design
During a generic transient bringing the system to a new best efficiency point,
a large area of the control space can be potentially spanned. For this reason,
the control space needs to be analyzed in order to assess the stability of the
system. As explained in section 4.3, the regulation loop moves the control
vector on the straight line passing on the maximum output power point. The
transfer functions of interest are those from modulating signals uϕ[k] and
udA [k] to the output voltage vo(t) indicated as Guϕ→vo(s) and GudA→vo(s).
The simplified block diagram describing the dynamics of the regulation loop is
sketched in Fig. 4.6. The regulation loop relies on a standard PI compensation
designed for a given bandwidth and stability margins. In this section it is
assumed that the control to output transfer functions of the converter have
been derived according to the modeling methodology discussed in chapter 9.
Such a methodology permits to represent the further dynamics introduced
by the sampled nature of the regulator and modulators with analog transfer
functions. The PI regulator design is therefore performed considering the
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Figure 4.7: (a) Control bandwidth and (b) phase margin of the regulation loop on
the control plane.
conventional analog transfer function
GPI(s) = Ki
1 + s
ωz
s
. (4.8)
The integral gain Ki is numerically chosen in order to obtain a bandwidth
range of about [5kHz, 15kHz] over the entire control plane. The angular
frequency ωz of the PI zero is then chosen as high as possible to maximize the
loop gain, with the constraint of a minimum phase margin of about 60° over
the entire plane. The bandwidth and phase margin of the loop are plotted on
the control plane in Fig. 4.7. As shown in this figure, some prohibited regions
are defined:
1. The first prohibited region is delimited by the power limit. Fig. 4.8
plots the DC slope of the static characteristic (3.33). As can be seen
by the figure, the power regulation capability of the converter in the
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Figure 4.8: Static gain of the output power characteristic.
neighborhood of the maximum power point degrades to zero, and
consequently the control loop gain reduces to zero as well. For instance,
in the operating point QA = (ϕ = 75◦, dA = 0.5) the Bode plot is
the one shown in Fig. 4.9a. Notice that in this case the regulation
bandwidth is only 2kHz.
2. The other two prohibited regions are delimited by the slope limit of the
control line. As can be seen by Fig. 4.6, if parameter α tends to infinite
(e.g. the control line gets vertical), amplitude loop gain increases as
well with consequent increment of the system bandwidth. This fact
could bring the system to instability because of reduced phase margin
or causes multiple 0dB crossings in the Bode diagram generated by
high frequency resonances as shown in Fig. 4.9b. This figure shows the
situation in the operating point QB = (ϕ = 50◦, dA = 0.1).
The limitation imposed by the slope limit can be acceptable if maximum
efficiency points are always located into the permitted region. Even though
in this case study this condition is met, such limitation can compromise the
generality of the approach. A possible solution involves the use of a dynamic
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Figure 4.9: Bode diagrams of the loop gain (a) in the operating point QA and (b)
in the operating point QB.
map. For instance, consider the normalized control plane of Fig. 4.10. The
normalization is the one described in (4.5) and here reported for clarity,
uϕ,n[k] =
uϕ[k]
pi
udA,n[k] = udA [k]
. (4.9)
When the control point is above the diagonal line udA,n = uϕ,n, the mapuϕ,n[k] = u[k]udA,n[k] = α (u[k]− 0.5) + 0.5 , (4.10)
which corresponds to the map (4.4) previously defined.
On the contrary, when the control point moves below the diagonal, the used
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Figure 4.10: Modified map used to solve stability issues due to high values of
parameter α.
map is: uϕ[k],n = α (u[k]− 0.5) + 0.5udA,n[k] = u[k] . (4.11)
With this strategy, the parameter α is always upper limited
α ∈ [−1, 1], (4.12)
and the only prohibited region is the one delimited by the power limit.
Fig. 4.11 shows the obtained bandwidth and phase margin over the control
plane using the control strategy just defined.
Notice that bandwidth and phase margin contours of Fig. 4.11 are continuous
also along the diagonal udA,n = uϕ,n. This nice characteristic is consequence
of the choice of the normalization defined in (4.9).
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Figure 4.11: (a) Control bandwidth and (b) phase margin of the regulation loop
on the control plane using the proposed dynamic map.
4.6 Experimental results
A more complete characterization of the prototype efficiency is illustrated
in Fig 4.12a. Measurements, which cover the portion of the control plane
in which the converter can operate, closely confirm the theoretical curves of
Fig. 3.8b obtained by a Matlab Simulink based simulation where only the
conduction losses are modeled. In the same figure, experimental trajectories
of the control vector during the optimization process for a number of different
power levels are also reported using the Interacting control described in the
previous section. To obtain these trajectories, the optimization algorithm
is initially disabled (dA = 0.5), and the regulation loop enabled to keep the
output voltage regulated by acting only on ϕ. As the optimization loop is
enabled, duty-cycle dA starts to decrease while the regulation loop keeps the
control vector on the constant output power curve. Duty cycle dA continues
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Figure 4.12: (a) Experimental and (b) theoretical efficiency contours on ϕ − dA
plane along with (a) experimental and (b) simulated trajectories of the
control vector during the efficiency optimization process for various
power levels.
to decrease until the control point reaches the maximum efficiency point.
The same test is made via Simulink simulation and results are reported in
Fig. 4.12b. Oscilloscope screenshots of the control steady-state operation
before and after the efficiency optimization step are respectively reported in
Fig. 4.13a and Fig. 4.13b with a load current of 220mA. From the figures, it
is evident the input current reduction from 180mA to 112mA.
Experimental closed-loop transient responses to a 220mA - 460mA and to
a 220mA - 680mA step load are reported in Fig. 4.14 and 4.15. For each
case the system was tested with the efficiency optimization loop disabled first,
then enabled. Notice how the regulation dynamics is practically unaffected by
the minimum input current tracking mechanism. At the same time, when the
efficiency optimization loop is enabled, the input operating current is visibly
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Figure 4.13: Experimental steady-state operation (a) before and (b) after the
efficiency optimization process. Input current ig: 60mA/div; Switching
node voltage A vA(t): 6V/div; Switching node voltage B vB(t): 3V/div;
time scale: 5 µs/div.
reduced.
Although the foregoing theoretical analysis has been developed neglecting
switching losses, the experimental investigation discussed in this section
confirms the effectiveness of the approach in achieving the maximum efficiency
point. Efficiency improvement enabled by the proposed technique is reported
in Fig. 4.16. Experimental prototype efficiency is reported as a function of
the load current with and without the efficiency optimization loop enabled.
When disabled, the efficiency optimization loop drives a constant dA = 0.5.
The proposed technique significantly improves the efficiency especially at
low power levels and allows, in general, to operate the converter above 80%
efficiency at all power levels.
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Figure 4.14: Experimental closed-loop response to a 220mA to 460mA step load
(a) with efficiency optimization loop disabled and (b) enabled. Input
current ig: 70mA/div; output voltage vo: 50mV/div; Load enable en:
20 V/div; time scale: 1 ms/div.
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Figure 4.15: Experimental closed-loop response to a 220mA to 680mA step load
(a) with efficiency optimization loop disabled and (b) enabled. Input
current ig: 100mA/div; output voltage vo: 50mV/div; Load enable
en: 20 V/div; time scale: 1 ms/div.
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Figure 4.16: Experimental efficiency without and with the proposed efficiency
optimization technique.
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Table 4.1: Parameters of the 100MHz GaN based DHB-SRC Prototype
Switching frequency fs 100 MHz
Input voltage Vg 20 V
Output voltage Vo 12.0 V
Maximum output current Iload,max 170 mA
Tank capacitance C 39 pF
Tank inductance L 82 nH
Output capacitance Co 300 nF
Equivalent parasitic resistance Rpar 2 Ω
Input current sensing resistance Rsense 1 Ω
4.7 100MHz GaN based case
In this section the case study of the dual DHB-SRC operating at up to
100 MHz switching frequency using GaN half-bridge stages with integrated
gate drivers is presented. The results presented in this section are related
to a six months visiting period at the Colorado Power Electronics Center
(CoPEC).
In power electronics the GaN technology is an emerging applied science en-
abling high-efficiency switched-mode power conversion at very high switching
frequencies, thus opening practical opportunities to reduce the size of passive
components and to realize wide-bandwidth control loops. An experimental
prototype is designed and developed to convert an input dc voltage of 20V
to a 12V output at 100MHz switching frequency and up to 1.75W of output
power. Examples of operating waveforms in the experimental 100 MHz DHB-
SRC prototype are shown in Fig. 4.17, including both the inverter and the
rectifier switching-node voltages, along with the inductor current i(t), which
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ϕ
Figure 4.17: Experimental waveforms for the switching nodes and the inductor
current. Switching nodes vA, vB: 5V/div; Estimated tank current iL:
95mA/div; Time scale: 2.5ns/div.
is obtained indirectly by shifting a signal proportional to the resonant-tank
capacitor voltage measured using a differential voltage probe.
The efficiency optimization technique based on the interacting control de-
scribed in section 4.3 is applied. As shown in Fig. 4.18a, in this specific case
the efficiency obtained controlling the converter using the phase shift only, is
very close to the optimal one. The main reason for such marginal efficiency
improvement is to be traced to the relatively large on-resistance of the GaN
switches – reported in Tab. 4.1 – which dominates conduction losses and
strongly modifies the efficiency contours with respect to the one devised for
the silicon-based DHB-SRC.
As an alternative solution studied during the visiting period at CoPEC, an
on-off control also known as burst control is investigated. The burst control
is an effective approach to maintain high efficiency over wide range of loads
for high switching frequency converters. A conventional hysteretical voltage
loop is used to turn the converter on or off. For this purpose, minimum and
maximum thresholds of the output voltage are defined. Whenever the con-
verter is on, it operates with the control values corresponding to the maximum
efficiency, producing a burst that charges up the output filter capacitor. When
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Figure 4.18: Experimental efficiency plots comparing a) the converter with phase
shift control and with the interacting control disclosed in section 4.3
b) the converter with phase shift control and burst control.
the output voltage exceeds a defined maximum threshold, all the switches
are turned off. Turn-off instant is calculated in such way that in this instant
the tank energy is entirely stored in the resonant capacitance. This way, the
circulating current is zero during the off state. When the converter is off,
the output capacitor is discharged by the load current till the output voltage
reaches the lower threshold. Effectiveness of the solution is demonstrated by
the efficiency plot of Fig. 4.18b.
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Non-resonant soft switching
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5.1 Introduction
In chapter 3 the steady state analysis of the DHB-SRC has been performed.
The study emphasizes the presence of many degrees of freedom, which have
been exploited in chapter 4 to perform an online efficiency optimization tech-
nique. As already explained, the choice of a resonant converter is motivated
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Figure 5.1: Schematic diagram of the non isolated Dual Active Bridge.
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Figure 5.2: Non isolated Dual Active Bridge: voltage waveforms at nodes A and B.
by the fact that, if designed correctly, it enables the soft-switching which is a
desirable feature for high frequency converters. However, the soft switching
condition is not an exclusive feature of resonant converters but it can be
achieved also by other topologies. For the case of the ZVS, what makes this
property feasible to achieve, is the possibility to shape the inductor current
in such way that, during the commutations, the current has the correct sign.
Some examples of such converters are shown in [6, 21, 23, 24, 26, 28] and all
belong to the class of Dual Active Bridge (DAB) converters. In this chapter
the non-isolated half bridge version of the DAB shown in Fig. 5.1 is analyzed
with particular focus on the converter efficiency. The most traditional way
to control such converter is to drive the two bridges in a complementary
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way (Buck-Boost mode) so that DB = 1 − DA = D. While minimizing
the complexity of the controller, such solution creates an efficiency penalty
represented by the doubled switching losses. The situation can be improved
by acting on the input leg only in Buck mode, and on the output leg only in
Boost mode. In this case, however, a control strategy is normally required to
ease the transition between the two operating modes [36].
5.2 Steady state analysis of the DAB
Main voltages waveforms of the DAB converter of Fig. 5.1 are shown in
Fig. 5.2. Assuming all the components are ideal, the conversion ratio M of
the DAB can be calculated by imposing that the average voltage across the
inductor is zero,
M =
Vo
Vg
=
DA
DB
. (5.1)
Contrary to the case of the resonant converter presented in chapter 3, the
DAB of Fig. 5.1 behaves as a ideal voltage generator, meaning that there is
no load dependence on the output voltage expression
Vo = Vg
DA
DB
. (5.2)
It worth to notice also that the conversion ratio M does not depend on the
phase shift Φ. However, if a small inductor is chosen, the current ripple is
high and so the phase shift becomes an additional degree of freedom that
can be used to shape the waveform i(t) for purpose of efficiency optimization.
For instance, [6] proposes a modulation scheme which allows to obtain a
current waveform like the one sketched in Fig. 5.3. Such technique exploits the
degrees of freedom of the topology, combined with an appropriate choice of
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ϕ− piDB ϕ+ piDBpiDA−piDA
Figure 5.3: Example of modulation strategy employing the phase shift modulation
to shape the inductor current [6].
the inductance, to achieve ZVS operation for a desired range of the operating
conditions. Such modulation scheme requires the current to change sign
during the switching period, leading to an inductance value much smaller
than what normally required in more traditional designs. At the instants
ϑ0, ϑ1, ϑ2 and ϑ3 the ZVS condition - complete or partial, depending on the
current value - is met. Phase 4 is introduced to limit the inductor current
when the power is not delivered to the load reducing the conduction losses.
Observe that the ZVS condition that requires currents IZV S,i to be large
enough tends to simultaneously increase conduction losses. Therefore, in
general a trade-off exists and can be obtained by modulating instants ϑ1, ϑ2
and ϑ3, or equivalently, duty cycles DA, DB and phase shift Φ. The current
waveform of Fig. 5.3, can be achieved with the mosfet sequence of Tab. 5.1
which is obtained under the following condition:−piDA < ϕ− piDB < piDApiDA < ϕ+ piDB < 2pi − piDA (5.3)
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Table 5.1: Switching sequence related to the waveform of Fig. 5.3.
phase M1 M2 M3 M4
1 on off off on
2 on off on off
3 off on on off
4 off on off on
Inequalities (5.3), individuate a region on the control space. Similarly, the
control space can be divided in m regions, each one related to a different
switching sequence. For instance, when the converter operates in step-down
mode, the control space can be divided in five regions. Such regions are
illustrated in Fig. 5.4a for the conversion ratio M = 5/12.
Each of these regions has different characteristics in terms of efficiency. For
instance, the region (1) is the one which allow to obtain the waveform of
Fig. 5.3.
5.3 Efficiency characterization
In this section the efficiency characterization of the DAB is presented. Since
not all the regions composing the plane are characterized by ZVS, both
conduction and switching losses are considered. For reasons of clarity let us
consider the dual active bridge with parameters listed in Tab. 5.2 designed
for a maximum output current of about 1.5A. As for the switches, Infineon
OptiMOS®3 power MOSFET of the type IPD036N04L G are considered.
Because of the frequency dependence of the inductor ESR, two values are
used for the parasitic resistance. The DC parasitic resistance Rpar,dc is used to
calculate the conduction losses associated with the average inductor current
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Figure 5.4: Regions of the control space (a) and associated switching node wave-
forms (b).
while Rpar,ac is used to calculate the conduction losses caused by the current
ripple. In both cases, such parameters account for the dissipative effects of
the mosfets and the inductor. In Rpar,dc the DC resistance of the inductor is
included while in Rpar,ac the equivalent resistance at the switching frequency
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Table 5.2: DAB specifications.
Switching frequency fs 200 kHz
Input voltage Vg 12 V
Output voltage Vo 5 V
Inductor L 2 µHz
DC Equivalent parasitic resistance Rpar,dc 6 mΩ
AC equivalent parasitic resistance Rpar,ac 0.15 Ω
is used. If Iac,RMS is the RMS of the current ripple and Iavg is the average
value of the inductor current, conduction power losses are calculated as follows
Pcond = Rpar,dcI
2
avg +Rpar,acI
2
ac,RMS. (5.4)
For the switching losses contribution, power losses are calculated for each
operating point depending on the nature of the commutation (hard-switching,
full soft-switching or partial soft-switching) as explained in chapter 2.
5.3.1 Validation of the power losses model
The calculated efficiency is plotted in Fig. 5.5a on the DB − Φ plane for
the case of 200mA load. The dead time is chosen constant and equal to
tdead = 100ns. Notice that, since the output voltage is constant over the plane
of Fig. 5.5a, the duty cycle DA is a function of DB through the relation (5.1).
In order to validate the losses model the same characterization is also made
via experiment on a prototype with specifications listed in Tab. 5.2. The
characterization setup is composed by the power stage, a control stage and a NI
LabVIEW based system. The control stage is composed by an output voltage
sensing board and a FPGA board in which regulator and Combined Phase-
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Figure 5.5: Efficiency of the DAB converter on the control space: (a) calculated,
(b) experimental.
Shift and Pulse Width Modulators (CPSPWM) are implemented. During the
characterization the LABView system spans the control space imposing the
operating point (Φ, DB) and measures the converter input and output power
while the control stage keeps the output voltage regulation acting on DA.
The result of the characterization is plotted in Fig. 5.5b. The good matching
between Fig. 5.5a and Fig. 5.5b confirms the accuracy of the model.
As can be seen by the figure, in which the regions defined in Fig. 5.4a are
highlighted, regions 1 and 2 are those characterized by high efficiency. In each
of these two regions a maximum efficiency point exists (Qmax,1 and Qmax,1 in
Fig. 5.5a). The region 1 is associated with the switching sequence of Tab.
5.1 and described in [6]. In region 2 the current shape is the one sketched in
Fig. 5.6. Contrary to the case of the waveform of Fig. 5.3, in this case there
is one hard switching commutation at the falling edge of vB(t). Based on the
power losses model explained above, such hard switching commutation causes
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Figure 5.6: Current waveform in the region 2 of Fig. 5.4a.
a 1% efficiency penalty in the point Qmax2 with respect to the point Qmax1
but there is a gain of almost 3% of efficiency because of reduced conduction
losses.
To conclude, one may argue that the total efficiency is comparable with most
traditional buck-boost converters with the same power rate. It worth to
notice that the value of the inductance is 2µH, which is rather small for a
200kHz converter with this power rate. As a comparison, if the converter is
controlled driving the two bridges in a complementary way, to keep the current
ripple around 30% of the maximum average inductor current current, an
inductance value of about 40µH may be chosen, twenty times higher. In this
case, a high value of the inductor is mandatory to reduce the current ripple
and consequent conduction losses. Indeed, using the traditional buck-boost
modulation scheme is equivalent to constrain the conditionsDB = 1−DAΦ = 180° . (5.5)
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By (5.1) we have DB ≈ 0.63 and DA ≈ 0.27. For the converter with
specifications listed in Tab. 5.2, in this case the efficiency is lower than 70%
as can be seen in Fig. 5.5 at coordinates (Φ,DB)=(180,0.63). In order to
further validate the model the calculated and measured efficiency is plotted
for several values of the load in Fig. 5.7. As can be seen by the figure, the
presence of two maximum efficiency points, one in the region 1 and the other
in the region 2, is confirmed for a wide range of the load.
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Figure 5.7: Experimental and calculated efficiency of the DAB converter on the
control space: (a) load: 400mA, (b) load: 600mA, (c) load: 800mA.
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5.4 Online efficiency optimization
The steady state analysis of section 5.2 shows that, on first approximation, the
conversion ratio M depends on DA and DB and is independent of the phase
shift Φ. However, as seen in section 5.3, the converter efficiency is deeply
affected by Φ so this degree of freedom should be used in the optimization
process. Furthermore, the efficiency strongly depends on the duty cycle DB
too, therefore the DAB converter requires a multi-variable optimization. In
this section an online efficiency optimization technique based on the simplex
method is tested. The general control scheme is sketched in Fig. 5.8. The
control system is composed by a fast regulation loop controlling the output
voltage and a slower efficiency optimization loop. The regulation loop controls
the output voltage vo acting on the duty-cycle DA. The optimization loop
periodically senses the average input current and updates DB and Φ in order
to optimize the system efficiency. The efficiency optimization algorithm is
based on the simplex algorithm disclosed in [37] and used in [38] to develop a
two-dimensional maximum power point tracking in a photovoltaic system.
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Figure 5.9: Flowchart of the optimization finite state machine.
As seen in section 5.3.1, for the converter under analysis, two maximum
efficiency points exist. Even though this fact cannot guarantee the absolute
maximum efficiency point is always reached, one can observe that the efficiency
difference between the maximum efficiency point in region 1 of Fig. 5.4a and
the one in region 2 is about 1% (see Fig. 5.5 and Fig. 5.7). For this reason,
both points are accepted as result of the optimization process. In those
systems in which the difference between different maximum efficiency points
is relevant, the algorithm may be modified in order to constrain the converter
to operate in the best efficiency region.
5.4.1 Algorithm description
The algorithm requires the definition of n+ 1 operating points where n is the
number of variables used to perform the optimization. Since the optimization
space is the one defined by Φ and DB in this case n = 2. The three operating
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points individuate a triangle that is a two-dimensional simplex. The algorithm
is implemented by means of a Finite-State Machine (FSM) with the flowchart
depicted in Fig. 5.9. The FSM is clocked by a clock clk(t) of period TFSM
which is long enough to assume that the converter is in steady state at the
end of each FSM clock period. During each period (e.g. FSM state) the
converter operating point (DB,Φ) is constant. At the end of each period,
before moving to a new FSM state, the average input current is sampled and
associated with the operating point. Then, the FSM moves from the present
state to the next state depending on the present state and the measured
current. The FSM has six states, the first three INIT1, INIT2, INIT3 are
associated with the three operating points Q1 = (Φ1, DB1), Q2 = (Φ2, DB2)
and Q3 = (Φ3, DB3) forming the vertexes of the initial simplex. At the end of
states INITx, the associated average input current Ig,x is memorized. At the
end of state INIT3 the following parameters are calculated,
h is the reference to the simplex vertex associated with the highest average
input current.
l is the reference to the simplex vertex associated with the lowest average
input current.
Qh is the simplex vertex with the highest average input current.
Ql is the simplex vertex with the highest average input current.
Ig,h is the highest average input current.
Ig,l is the lowest average input current.
Q¯ is the centroid of the points Qx with suffix x 6= h.
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The other three states Reflection, Expansion and Contraction are reached
after the namesake operations listed below.
Reflection this operation is executed after the state INIT3 to generate the
new operating point
QRef = (1 + α)Q¯− αQh, (5.6)
where α is a positive constant, the reflection coefficient. After this
operation, the FSM moves from the state INIT3 to the namesake state
Reflection. Once again, the converter stays in this state for a time TFSM.
At the end of this state, the average input current Ig,Ref is sampled.
If Ig,Ref ≤ Ig,l the Expansion operation is performed and the namesake
state is set as next state.
If Ig,Ref > Ig,l and Ig,Ref > Ig,x the Contraction operation is performed
and the namesake state is set as next state.
Otherwise, Qh is replaced by QRef and the INIT1 is set as next state.
Expansion This operation is performed at the end of the Reflection state if
Ig,Ref ≤ Ig,l. The operation is
QExp = γQRef + (1− γ)Q¯ (5.7)
where γ > 1 is the expansion constant. Then, the FSM moves from the
Reflection to the Expansion state. After a time TFSM, the average input
current Ig,Exp is sampled. The next state is INIT1. Before moving to
the new state, Qh is replaced by QExp if Ig,Exp < Ig,Ref , QRef otherwise.
Contraction This operation is performed passing from the Reflection state
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to the Contraction state. The associated operating point is
QCon = βQ
∗ + (1− β)Q¯ (5.8)
where 0 < β < 1 is the contraction coefficient and Q∗ is equal to Qh if
Ig,h < Ig,Ref , QRef otherwise. Once again, after a time interval TFSM,
the average input current Ig,Con is sampled and the state INIT3 is set
as next state.
Before moving from the Contraction state to INIT3 state, if Ig,Con <
Ig,h, Qh is replaced by QCon. Otherwise, all Qx’s are replaced by
(Qx +Ql)/2.
5.4.2 Implementation and experimental validation
In order to test the algorithm explained above, a prototype of the system
of Fig. 5.8 is developed. Specifications of the power stage are listed in Tab.
5.2. As for the converter switching devices, Infineon OptiMOS® 3 power
MOSFET of the type IPD036N04L G is employed, having rds,on ≈ 3.6Ω and
rated 40 V, 90 A. For fast prototyping both regulator and optimization block
have been implemented on a Cyclone-II FPGA development board. The
resolution of duty cycle and phase shift command signals are about 0.4% and
1.4° respectively. For the sensing resistance used to measure the input current
a value of 0.2Ω is chosen. The output voltage loop gain T (s) is compensated
by means of a PID regulator designed for a bandwidth fbw > 4kHz and a
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Figure 5.10: Main system signals acquired during the efficiency optimization: (a)
Initial simplex and final point on the optimization space; (b) Average
input current acquired by the ADC during the optimization; (c)
Duty cycle DB during the optimization; (d) Phase shift Φ during the
optimization.
phase margin PM> 45°. Parameters α, β, γ of the FSM are chosen be
α = 1
β = 0.5
γ = 2
. (5.9)
This choice minimizes the computational complexity allowing to implement
the products simply by using shift registers. In order to test the effectiveness
of the approach the converter is made operate in a low efficiency point with
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Figure 5.11: Experimental steady-state operation after the optimization. Induc-
tor current i: 600mA/div; Switching node voltage vA(t): 6V/div;
Switching node voltage vB(t): 3V/div; time scale: 2µs/div.
the optimization loop disabled. The initial simplex vertexes are
Q1 = (112°, 0.74)
Q2 = (105°, 0.74)
Q3 = (105°, 0.78)
(5.10)
and shown on the DB − Φ plane in Fig. 5.10a. Once the optimization loop
is enabled, Φ and DB are updated on a FSM clock cycle basis with period
TFSM. The input current acquired by the ADC is plotted in Fig. 5.10b while
the evolution of DB and Φ during the optimization are plotted in Fig. 5.10c
and 5.10d respectively. In this experiment, the optimization loop converges
to the relative maximum point with efficiency around 90% after about 50
FSM clock cycles. Oscilloscope screenshot showing the switching node and
the inductor current waveforms are shown in Fig. 5.11.
In general, since two maximum efficiency points exist for a given load value, it
is not possible to guarantee the system to converge in the absolute maximum
efficiency point. It may be possible only limiting the converter working in
a specific region, but it requires a preliminary converter characterization.
The trajectory of the simplex during the optimization depends on the initial
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Figure 5.12: Main system signals acquired during the efficiency optimization: (a)
Initial simplex and final point on the optimization space; (b) Average
input current acquired by the ADC during the optimization; (c)
Duty cycle DB during the optimization; (d) Phase shift Φ during the
optimization.
position. For instance consider the case in which the initial simplex vertexes
are 
Q1 = (105°, 0.58)
Q2 = (105°, 0.63)
Q3 = (114°, 0.63)
. (5.11)
As shown in Fig. 5.12, in this case the optimization loop finds the relative max-
imum efficiency point with efficiency of about 88%. Fig. 5.11 shows the steady-
state switching node and inductor current in the optimal efficiency point.
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vA(t)
vB(t)
i(t)
1µs
Figure 5.13: Experimental steady-state operation after the optimization. Induc-
tor current i: 600mA/div; Switching node voltage vA(t): 6V/div;
Switching node voltage vB(t): 3V/div; time scale: 1µs/div.
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6.1 System under study
This section discusses the problem of the dynamic study of a dual active
bridge converter when regulated by means of a digital multivariable control
with the architecture described in Fig. 1.7. In such a system, the regulation
loop bandwidth is designed to be much larger than the optimization loop
one, so that the interaction between the two loops can be neglected in the
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Figure 6.1: General regulation scheme.
stability analysis. Nonetheless, as the optimization process proceeds, the
converter operating point slowly spans large portions of the control plane.
For such reason, the assessment of the stability of the system cannot be
limited to one specific condition, but a general analysis must be developed
for an arbitrary operating point. The approximation therefore consists in
assuming that the converter operating point changes in a quasi-stationary
fashion during the efficiency optimization, so that it can be treated as a
parameter of the dynamical analysis.
The general scheme of the system under study is exemplified in Fig. 6.1 where,
according to the previous consideration, the optimization loop is removed
and only the regulation loop is shown. As can be seen in the figure, the
output voltage regulation is performed through a feedback control. The
output voltage is acquired using an Analog to Digital Converter (ADC) and
compared with a voltage reference Vref . The voltage error is then processed
by a digital regulator which returns a discrete time control signal u[k] updated
on a switching cycle basis. The map block translates signal u[k] into the
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modulating signals. Parameter α is generated by the optimization block
to bring the converter in an efficient operating point and it is considered a
parameter of the problem. Control inputs of the dual active bridge, whether
resonant or non-resonant version, are duty cycle references udx and phase
references uϕx where x ∈ {A,B}. Signals uϕx and udx are inputs of digital
modulators which produce modulated signals cx(t) driving the converter. In
order to asses the stability of the system one has to describe the dynamics
of main blocks composing the loop that are regulator, modulators and the
power stage.
The regulator is the block designed to guarantee the stability and dynamic
performance of the system and it typically relies on a standard PI or PID
controller. In order to perform the design of this block the small-signal
analysis of all the other blocks composing the feedback system is required.
This part is organized as follows: in this chapter an overview of dynamic
phasors and modeling of phase-shift controlled DHB converters is presented.
Chapters 7 and 8 treat the problem of characterization of additional dynamics
introduced in the regulation loop by uniformly sampled phase shift and
combined phase shift and pulse width modulators. Chapter 9 addresses the
problem of small-signal modeling of a DHB-SRC with a multi-variable digital
control using a general multi-harmonic approach.
6.2 Review of dynamic phasor modeling
AC analysis of switching converters is well established in literature and is for-
mulated within the framework of the so called averaged modeling [39,40]. The
key of this theory is the averaging of the converter waveforms over a switching
period to remove switching harmonics. Expressions of state variables as well
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as control inputs are eventually linearized to perform the small-signal analy-
sis. The approximations commonly involved in this theory are small-ripple
approximation and the hypothesis of linear-ripple approximation of currents
and voltages over the time.
The theory is extended to the case of soft-switching topologies and AC-DC
converters (in which previous hypothesis are not verified) with the theory of
generalized averaging, introduced in [41]. This theory shows how dynamic
analysis of a converter can be accomplished through an appropriate averaging
operation around the converter switching frequency. When generalized aver-
aging is further specialized and only the spectral sidebands immediately close
to the carrier frequency are retained, the phasor transform [42] is obtained.
Dynamic phasors represent an extension of the fundamental approximation
approach [14] to the dynamical case, and have been employed to study the
small-signal behavior of electronic ballasts [43, 44] and further generalized
in [45] to a dual-bridge series resonant dcdc converter subject to multi-angle
modulation.
To define a dynamic phasor consider a generic amplitude and phase modulated
signal
s(t) = a(t) cos (ωst− ϕ(t)) . (6.1)
When amplitude a(t) and phase ϕ(t) of s(t) are constants, (a(t) = A and
ϕ = Φ), signal s(t) represents the steady state fundamental harmonic of any
voltage or current waveform of the circuit. If, more generally, the instantaneous
phase shift ϕ(t) as well as the instantaneous amplitude a(t) contain a DC
term plus a small sinusoidal modulation componenta(t) = A+ aˆ(t)ϕ(t) = Φ + ϕˆ(t) (6.2)
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with |aˆ|  1, and |ϕˆ|  A oscillating at some angular frequency ωm, such
modulation frequency creates two sidebands in s(t), located at ωs ± ωm
[46]. These sidebands are the primary drivers of the converter small-signal
dynamics. The concept of dynamic phasor is motivated by the need to extend
the fundamental harmonic approximation into a more general narrowband
approximation valid for amplitude and phase modulated signals. Within
this approximation, only the components of s(t) at ωs, ωs + ωm and ωs − ωm
are considered. According to the foregoing introduction, signal s(t) can be
written as
s(t) =
1
2
a(t)ej(ωst−ϕ(t)) +
1
2
a(t)e−j(ωst−ϕ(t)) (6.3)
Modulation theory [46] shows that the assumption of small variations of ϕ(t)
and a(t) is sufficient to realize the narrowband condition introduced above,
and approximate the spectrum of s(t) by three spectral lines only, one carrier
frequency ωs, plus two sidebands at ωs ± ωm. Complex signal
~s(t) = a(t)e−jϕ(t) (6.4)
is defined as the dynamic phasor associated with the signal s(t). This amounts
to the following operations on the original real signal s(t) (see Fig. 6.2):
i) The negative-frequency part of the signals spectrum is suppressed,
and the positive-frequency portion of the spectrum is multiplied by
2. In modulation theory, the resulting complex time-domain signal
zs(t) is commonly referred to as analytic signal. Observe that, due to
the Hermitian symmetry of a real signals spectrum, suppressing the
negative frequencies is a lossless operation from an information theory
standpoint.
ii) Frequency origin is shifted to ω = ωs. In the time domain, this amounts
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ωs ± ωm
+ωs
s(ω)
+ωm−ωm 0
~s(ω)
~S
0
−ωs ± ωm
−ωs
0
zs(ω)
ω
ω
ω
+ωs
ωs ± ωm
Figure 6.2: Definition of dynamic phasor: (top) spectrum of a phase-modulated
signal s(t), (middle) spectrum of the analytic signal zs(t) and (bottom)
spectrum of the dynamic phasor ~s(t).
to multiplying the analytic signal by the complex exponential carrier
exp (jωst).
To go back from the dynamic phasor to the original signal, one computes
s(t) = <[~s(t)ejωst] (6.5)
Given the small amplitude of aˆ(t) and ϕˆ(t), the dynamic phasor of s(t) has
the following first-order approximation,
~s(t) = a(t)e−jϕ(t)
≈ ~S
(
1 +
1
A
aˆ(t)− jϕˆ(t)
) (6.6)
with ~S = Ae−jΦ DC component of the signals dynamic phasor. In the small-
signal approximation, amplitude modulation is seen as a vector component
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−j~Sϕˆ(t)~S = Ae−jΦ
~s(t)
~S
A
aˆ(t)
ϕˆ
Figure 6.3: Small-signal components of a signals dynamic phasor with amplitude
and phase modulation.
in phase with ~S and phase modulation appears as a vector component in
quadrature with respect to ~S. Observe that, in the above equations, ϕˆ
represents the instantaneous small-signal phase lag of ~s(t) with respect to
~S and aˆ represents the instantaneous small-signal amplitude variation of ~S.
A geometrical representation of such general small-signal decomposition is
shown in Fig. 6.3.
6.3 Modeling of the power stage
AC voltages and currents of a resonant converter responding to frequency, duty
cycle or phase control commands can be conveniently represented as dynamic
phasors. It has been shown [42–45] how the phasor transformation (6.5)
leads to equivalent small-signal circuits which can be used to systematically
derive, either analytically or numerically, all the transfer functions of interest
for controller design. Phasor equivalent circuits make use of a combination
of inductances, capacitances and complex resistances in order to describe
the mathematical relationships between voltage and current phasors in the
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resonant tank [42]. For instance, consider the ideal inductor equation
v(t) = L
di(t)
dt
(6.7)
where v(t) and i(t) are related to their dynamic phasor by (6.5),
i(t) = <
[
~iejωst
]
v(t) = <[~vejωst]
. (6.8)
By substitution of (6.8) in (6.7) we obtain the relation
L
d
dt
<
[
~i(t)ejωst
]
= <[~v(t)ejωst], (6.9)
that can be expanded as
<
[
L
d~i(t)
dt
ejωst + jωsL~i(t)e
jωst
]
= <[~v(t)ejωst]. (6.10)
Equation (6.10) is equivalent to
L
d~i(t)
dt
+ jωsL~i(t) = ~v(t). (6.11)
To conclude, the ideal inductor equation becomes, in the phasor domain,
v(t) = L
di(t)
dt
Phasor transform−→ ~v(t) = Ld
~i(t)
dt
+ jωsL~i(t), (6.12)
which can be represented as a complex resistance jωsL in series with an
ideal inductance L. Phasor current ~i(t), flowing through such circuit element,
produces voltage phasor ~v(t).
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Phasor transform−→
Phasor transform−→
Phasor transform−→
L
C
R R
C
L
i(t)
i(t)
i(t)
~i(t)
~i(t)
~i(t)
+
+
+ −v(t)
−v(t)
−v(t)
jωsC
jωsL
+ −~v(t)
+ −~v(t)
+ −
~v(t)
Figure 6.4: Phasor transformations of the ideal capacitor, inductor and resistor.
Similarly, for the ideal capacitor equation i(t) = Cdv(t)/dt becomes,
i(t) = C
dv(t)
dt
Phasor transform−→ ~i(t) = Cd~v(t)
dt
+ jωsC~v(t), (6.13)
which can be represented as a complex resistance jωsC in parallel with an
ideal capacitance C. On the contrary, ideal resistor equation is invariant
with respect to the phasor transformation. The circuit transformation is also
illustrated in Fig. 6.4.
Such representations are not only useful in dc-ac resonant inverters, where it
is of interest to investigate how the tank current envelope |~i(t)| responds to
the control command [43,44], but also for dc-dc converters when the small
ripple approximation is not verified.
Notice that, once the phasor transformation is performed, currents and
voltages are complex functions of the time. Therefore, for each independent
capacitor (inductor), two state variable are considered, one for the real part
and one for the imaginary part of the associated voltage (current) dynamic
phasor.
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+− Vg A B
Rload
ig(t)
Co
+
−
vA(t)
+
−
vB(t)
+
−
vo(t)
io(t)
iload(t)
i(t) L C
Figure 6.5: Schematic diagram of the Dual Half Bridge Converter.
6.3.1 Modeling of a phase shift controlled DHB-SRC
Let us apply the concepts illustrated above to the phase-controlled series
resonant converter of Fig. 6.5. In the model, dc-side quantities averaged over
the switching period Ts are indicated as x¯(t), whereas dynamic phasors are
indicated as ~x(t). In this section, waveforms vA(t) and vB(t) have constant
frequency fs and constant duty cycles DA = DB = 0.5. As for vg(t) and vo(t),
as long as the small-ripple approximation can be invoked, we can state that
they are essentially baseband signals, with negligible content at multiple of
the switching frequency vo(t) ≈ v¯o(t) = Vo + ˆ¯vovg(t) ≈ v¯g(t) = Vg + ˆ¯vg . (6.14)
With these assumptions, vA(t) and vB(t) are formed by baseband terms v
(0)
A (t),
v
(0)
B (t) plus harmonics v
(l)
A (t) and v
(l)
B (t) oscillating at frequencies fl = lfs,
(l = 1, 3, 5..). Baseband terms are
v
(0)
A (t) =
v¯g(t)
2
v
(0)
B (t) =
v¯o(t)
2
(6.15)
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B
Rload
Cout
+
−
vB
+
−
vo(t)
M3
M4
p(t)
p(t)
i(t)
Figure 6.6: Output stage of the series resonant dc-dc converter.
while harmonic expressions are
v
(l)
A (t) =
2
lpi
v¯g(t) cos (lωst+ lϕA(t))
v
(l)
B (t) =
2
lpi
v¯o(t) cos (lωst− lϕB(t))
. (6.16)
In general, all terms (6.15) and (6.16) participate to the converter dynamics.
However, the converter of Fig. 6.5 is supposed to be designed in such way
that the fundamental harmonic approximation can be applied. In this case,
only the dynamics associated with the fundamental harmonic (l = 1) and the
average dynamics are considered. When the converter is perturbed with a
small-signal oscillating at some frequency fm, for each harmonic defined in
(6.16), the dynamic phasor definition (6.6) can be applied,
~vA(t) = ~V A
(
1 +
1
Vg
ˆ¯vg(t) + jϕˆA(t)
)
~vB(t) = ~V B
(
1 +
1
Vo
ˆ¯vo(t)− jϕˆB(t)
) . (6.17)
As for the average output current i¯o(t), the conservation of the averaged power
can be used. Under the hypothesis of lossless bridges, the instantaneous power
p(t) at the AC-side of the leg B is equal to the instantaneous power at the
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DC-side (Fig. 6.6)
p(t) = vB(t)i(t) (6.18)
that can be represented as p(t) = p¯(t) + p˜(t) where p¯(t) represents the average
power and p˜(t) is the fluctuating power responsible for the output ripple. Since
we are interested in describing the average dynamics of the output voltage,
the fluctuating term p˜(t) is neglected. The average power p¯(t) = PDC + ˆ¯p(t)
is calculated as follows
p¯(t) = v¯B(t)¯i(t) +
1
2
<
∞∑
l=1
[
~v
(l)
B (t)~i
(l)∗(t)
]
(6.19)
where 
v¯B(t) = VB + VodˆB(t) +DB ˆ¯vo(t)
i¯(t) = I¯ + iˆ(t)
~v
(l)
B (t) =
~V
(l)
B +
~V
(l)
B
B(l)
aˆ
(l)
B (t)− j~V (l)B ϕˆ(l)B (t) +
~V
(l)
B
Vo
ˆ¯vo(t)
~i(l)(t) = ~I(l) +~ˆi(l)(t)
. (6.20)
In (6.19), the term v¯B(t)¯i(t) accounts for the power delivered by the average
tank current and the average voltage of vB(t). The generic term
1
2
~v
(l)
B (t)~i
(l)∗(t)
represents the average (baseband) component of the power associated to the
l-th harmonics of vB(t) and i(t). Since the fundamental harmonic approxima-
tion is applied, only the first term of the summation is considered.
To derive the output voltage dynamic equation, consider the average power
p¯co(t) entering in the output capacitor
p¯co(t) = p¯(t)−
v2o(t)
RLOAD
(6.21)
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where v2o(t)/RLOAD is the instantaneous power delivered to the load. Under the
small-ripple approximation (6.14), one has v2o(t) ≈ v¯2o(t). The average current
i¯co(t) flowing through the output capacitor is derived dividing Eq. (6.21) by
v¯o(t),
i¯co(t) =
1
v¯o(t)
(
p¯(t)− v¯
2
o(t)
RLOAD
)
. (6.22)
Finally, the dynamic equation describing the dynamics of the output capacitor
is
d
dt
v¯o(t) =
1
Cov¯o(t)
(
p¯(t)− v¯
2
o(t)
RLOAD
)
. (6.23)
After linearization, equation (6.22) yields the averaged output current expres-
sion i¯o(t)
i¯o(t) =
Vo
Rload
+
1
2
ˆ¯i(t)−<
[
~I
∗
2
~V B
Vo
]
ϕˆB(t) + <
[
1
2
~V B
Vo
~ˆi∗(t)
]
, (6.24)
where ~x ∗(t) denotes the complex conjugate of ~x(t). Similar procedure can be
followed to calculate the expression for i¯g(t). The combined linear steady state
and small-signal model of the DHB-SRC can be drawn as shown in Fig. 6.7.
The equivalent circuit makes use of two phasor transformers, i.e. two-port
network elements governed by the equations

~vA(t) = ~nAv¯g(t)
v¯A(t) = n¯Av¯g(t)
i¯g(t) =
1
2
<
[
~nA~i
∗
(t)
]
+ n¯Ai¯(t)
,where
~nA ,
2
pi
e+jΦA
n¯A , 1/2
, (6.25)
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v¯g(t)
i¯g(t)
jωsL
C
Co
~i(t) L
1/jωsC
i¯o(t)
: ~nA ~nB :
Rload
+
−
v¯o(t)
Ci¯(t)
L
: 11 :
: n¯A n¯B :
−j ~V BϕˆB
+−
+−j ~V AϕˆA+−
Baseband circuit
Dynamic phasors circuit
−< ~I∗
2
~VB
Vo
ϕˆB−< ~I∗
2
~VA
Vg
ϕˆA
Figure 6.7: Combined linear steady state and small-signal model of the phase-
controlled converter of Fig. 6.5.
and 
~vB(t) = ~nB v¯o(t)
v¯B(t) = n¯B v¯o(t)
i¯o(t) =
1
2
<
[
~nB~i
∗
(t)
]
+ n¯B i¯(t)
,where
~nB ,
2
pi
e−jΦB
n¯B , 1/2
. (6.26)
The equations above express, to within the narrowband approximation, the
conservation of the average power in the inversion/rectification operation
implemented by the input and output bridges. The equivalent circuit model
leads to transfer functions 
GvϕA(s) ,
ˆ¯vo(s)
ϕˆA(s)
GvϕB(s) ,
ˆ¯vo(s)
ϕˆB(s)
, (6.27)
which relates the small-signal variations of ϕA and ϕB to corresponding
perturbations of v¯o.
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Figure 6.8: Bode plot of the transfer function GvϕB (s): (a) Magnitude, (b) Phase.
Knowledge of Gvϕ(s) is sufficient, in analog control, to determine the small-
signal dynamics of the plant and proceed with controller design. In other
words, if the continuous-time phase control signal u(t) produced by the analog
compensator is expressed in radians, one has ϕˆ(t) = ϕˆA(t) + ϕˆB(t) = uˆ(t).
On the other hand, additional dynamics is present in digital control loops
due to the non-instantaneous relationship between the control command uˆ[k]
and ϕˆ(t). Characterization of such further dynamics is object chapters 7.
The transfer function GvϕB(s) obtained by the equivalent circuit of Fig. 6.7
calculated with the following parameters,
fs = 200kHz
L = 2.2µH
C = 630nF
Co = 110µF
, (6.28)
are shown in the Bode diagram of Fig. 6.8 in the operating point Φ = 30°. In
the figure, the comparison between the model calculated with and without
the average dynamics of the resonant tank is shown. It worth to notice that,
for the case of pure phase shift modulation, the baseband circuit of Fig. 6.7
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has a very weak influence on the converter dynamics. However, as will be
shown in chapter 9, this fact is no longer valid when a duty cycle modulation
is included.
6.4 Dynamic modeling of uniformly sampled
modulators
The modulator is the block used to generate converter driving signals starting
from duty cycle and phase shift reference signals. In an analog control,
modulating signals are continuous-time signals. In this case, modulators
are also called naturally sampled and they are known not to introduce any
additional small-signal dynamics in the feedback regulation loop [47]. The
reason is that, since the control command produced by the analog regulator is
transmitted instantaneously to the power converter, in the small-signal domain
the modulator is modeled as a simple constant gain. As shown in the first
part of this thesis, digital implementation of such modulators are employed
in conjunction with full-bridge or Dual Active Bridge converters control,
advanced multi-variable digital controllers and online efficiency optimization
algorithms. Other examples are investigated in [29,48–51]. In such uniformly
sample modulators, the control command is discrete in time and is produced
by a digital compensator which updates its values on a clock cycle basis.
Because of the sampled nature of the modulating signal, the control command
no longer transmits instantaneously to the power converter. As a result, when
implemented digitally, modulation introduces additional dynamics which is
not accounted for by traditional models. In [47], a method is presented for
AC analysis of most used PWM modulators. Named ud[k] the duty cycle
modulating signal and c(t) the modulated signal, [47] presents a methodology
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to calculate the transfer function
Gud→d(s) =
dˆ(s)
uˆd(s)
(6.29)
where with the notation d the average of the signal c(t) is indicated.
In the following this concept is extended for the case of Uniformly Sampled
Phase Shift Modulators (USPSM) (chapter 7) and for the case of combined
phase shift and pulse width modulators (chapter 8). In this case, defined the
dynamic phasor
~c(t) = ~C
(
1 +
aˆ
|~C| − jϕˆ(t)
)
(6.30)
associated with the fundamental harmonic of c(t), transfer functions of interest
are 
Gud→a(s) =
aˆ(s)
uˆd(s)
Gud→ϕ(s) =
ϕˆ(s)
uˆd(s)
Guϕ→ϕ(s) =
ϕˆ(s)
uˆϕ(s)
Guϕ→a(s) =
aˆ(s)
uˆϕ(s)
. (6.31)
Transfer functions listed in (6.31) describe how instantaneous amplitude and
phase of ~c(t) are related to the modulating signals ud[k] and uϕ[k].
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Small-signal analysis of phase
shift modulators
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7.1 Introduction
This chapter clarifies the modeling procedure for describing the small-signal
dynamics of most used uniformly sampled phase shift modulators. The
methodology follows the approach published in [47] and makes use of the
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uϕ[k]
cB(t)
cA(t)Digital Phase Shift
Modulator
cA(t)
cB(t)
ωsTs = 2pi
uϕ[k]
pi
uϕ[k]
uϕ[k + 1]
uϕ[k + 1] ωst
ωst
ωst
ωst
c(t)
Figure 7.1: Operation of a uniformly sampled trailing edge phase shift modulator.
Both uϕ[k] and time are expressed in radians.
theory of dynamic phasors. The analysis here disclosed refers to the case
of pure phase shift modulation in which duty cycle of modulated signals
are kept constants and equal to 50% for simplicity. Results shown in this
work indicates that discrete-time, or uniformly sampled, PSM introduces a
transport delay of small-signal nature. Furthermore, and in close analogy
with the theory of uniformly sampled pulse width modulators, such delay
depends on the modulator carrier type as well as on the converter operating
point.
7.2 Model derivation
In this section the derivation of transport delay of PSM modulators under
study is disclosed for the case of the trailing edge modulator. In next sections
results for leading-edge and symmetrical modulators are presented as well.
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Main waveforms of the trailing edge modulator are illustrated in Fig. 7.1.
Assume uϕ[k] consists of the DC term Φ plus a sinusoidal modulation at
angular frequency ωm,
uϕ[k] = Φ + uˆϕ[k]
= Φ + uˆm sin (ωmkTs) .
(7.1)
Following [47], it is assumed that the modulation and sampling frequencies
are commensurable,
ωm
ωs
=
L
N
, L,N ∈ N (7.2)
This assumption has the sole objective of simplifying calculations by allowing
the use of Fourier series rather than double integrals. The conclusions that will
be drawn are not affected by such hypothesis. The modulator produces the
modulated signals cA(t) and cB(t). Based on the foregoing discussions, only
components of cA(t) and cB(t) at ωs+ωm and ωs−ωm will be considered rather
than the entire signal spectra. Not to further complicate the mathematical
notation, however, the same symbols cA and cB will be employed in the
following. Signal cA(t) is simply a 50% duty cycle square-wave phase-locked
to the sampling instants. Therefore, phasor ~cA(t) associated with cA(t) is
constant,
~cA = ~CA = constant (7.3)
In the following, phase ΦA of ~CA is taken as a reference and set to zero.
ΦA = 0 (7.4)
This choice makes ~CA a positive real number. On the other hand, phase
modulation of cB(t) forces its dynamic phasor to vary in time. To be general,
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both phase and amplitude modulation of cB(t) will be hypothesized,
~cB(t) = aB(t)e
−jϕB(t). (7.5)
Observe that the steady-state value of ~cB(t) is simply
~CB = ~CAe
−jΦB , (7.6)
and from (7.3) and (7.4), total phase shift ϕ(t) coincides with phase angle
ϕB(t)
ϕ(t) = ϕB(t). (7.7)
Goal of the following calculation is to derive a closed-form expression for both
aB(t) and ϕ(t) in the small-signal limit. As already explained in chapter 6,
under this hypothesis, the dynamic phasor defined in (7.5) can be expressed
as follows,
~cB(t) = ~CB
(
1 +
1
|~CB|
aˆB(t)− jϕˆB(t)
)
(7.8)
which phasor representation is sketched in Fig. 7.2.
~cB(t)
aˆB(t)
j ~CBϕˆB(t)
ΦB
~CB
Figure 7.2: Phasor representation of the signal cB(t).
The followed methodology is by all means the same exemplified in section 6.2.
Start by evaluating the spectrum of cB(t) at a generic frequency ω.
cB(ω) ,
1
Tp
∫
Tp
cB(τ)e
−jωτdτ (7.9)
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where Tp , NTs = LTm is the period of the perturbation. The analytic signal
zcB(ω) is derived by suppressing the negative portion of the spectrum and
multiplying the positive portion by two. Formally, zcB(ω) is calculated by
multiplying cB(ω) by 2u(ω) where u(ω) is the Heaveside function,
zcB(ω) ,

2cB(ω) ω > 0
cB(ω) ω = 0
0 ω < 0
. (7.10)
Finally, the spectrum ~cB(ω) of the dynamic phasor ~cB(t) associated with
cB(t) is obtained by evaluating (7.10) at ω = ωs ± ωm,
~cB(ω) ,
 zcB(ω + ωs) ω = ±ωm0 otherwise . (7.11)
In turn, ~cB(ω) can be evaluated analytically once the time-domain expression
of cB(t) is given. For the trailing-edge phase shift modulator one has
cB(t) =

0 kωsTs ≤ ωst ≤ kωsTs + uϕ[k]
1 kωsTs + uϕ[k] ≤ ωst ≤ kωsTs + uϕ[k] + ωsTs
2
0 kωsTs + uϕ[k] +
ωsTs
2
≤ ωst ≤ (k + 1)ωsTs
, (7.12)
where index k = 0 . . . N − 1 runs through all switching intervals inside the
perturbation period Tp.
121
Small-signal analysis of phase shift modulators
Evaluation of ~cB(ω) at the two frequencies of interest ω = ±ωm yields
~cB(ω = ±ωm) = 2
N (ωs ± ωm)Ts
(
1− e−j(ωs±ωm)Ts2
)N−1∑
k=0
e−j(ωs±ωm)(kTs+uϕ[k]
Ts
2pi ).
(7.13)
Expression (7.13) is the exact expression of ~cB(±ωm).
Introduce now a small-signal assumption u[k] 1 by truncating ~cB(±ωm) to
its first-order Taylor expansion on uˆm. Result of such approximation is
~cB(±ωm) ≈ ∓2j uˆm
2pi
cos
(
ωmTs
4
)
e−j(ωs±ωm)
(Φ+pi2 )
ωs . (7.14)
Going back to the time domain, the dc+small-signal expression of ~cB(t) is
~cB(t) = ~CB + ~cB(ωm)e
jωmt + ~cB(−ωm)e−jωmt, (7.15)
which can be re-arranged as follows,
~cB(t) = ~CB
(
1− juˆm cos
(
ωmTs
4
)
sin (ωm (t− tPSM,TE))
)
, (7.16)
with
tPSM,TE ,
1
ωs
(
Φ +
pi
2
)
. (7.17)
Comparing (6.6) with (7.16), one concludes that
i) aˆB(t) = 0, i.e. no amplitude modulation is present. As shown in the
next chapter this is not a general result, but is rather the consequence
of the duty cycle being equal to 50%.
ii) the small-signal component of the instantaneous phase shift is
ϕˆ(t) = uˆm cos
(
ωmTs
4
)
sin (ωm (t− tPSM,TE)). (7.18)
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Figure 7.3: Frequency response of a uniformly sampled trailing-edge phase shift
modulator.
The result (7.18) can be written in terms of small-signal frequency response
(transfer function) relating uˆ[k] to ϕˆ(t) obtaining the formulation introduced
in (6.31)
GPSM,TE(jωm) ,
ϕˆ(ωm)
uˆ(ωm)
= cos
(
ωmTs
4
)
e−jωmtPSM,TE . (7.19)
7.3 Results discussion
Fig. 7.3 illustrates the Bode diagrams of GPSM,TE as a function of the nor-
malized frequency f/fs. As anticipated, the USPSM modulator introduces
a transport delay of small-signal nature which manifests itself as a negative
phase response throughout the entire frequency range. Such transport delay
tPSM,TE , expressed in (7.17), depends in general on both the switching rate
and on the steady-state phase shift Φ. Notice, however, that the small-signal
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phase lag introduced by tPSM,TE can be written in terms of the normalized
frequency,
∠GPSM,TE(jω) = −ωtPSM,TE = − ω
ωs
(
Φ +
pi
2
)
. (7.20)
At ω/ωs = 1/10, for instance, the modulator phase lag varies between 9
◦ and
27◦ as the operating point Φ varies from 0 to 180◦. Expression of GPSM,TE
also indicates a magnitude attenuation effect, expressed by the cos (ωmTs/4)
term. As visible from Fig. 7.3, such attenuation is equal to ≈ −1 dB for
ω/ωs ≈ 0.3, and therefore remains an entirely negligible effect throughout
most of the frequency range. In a practical application of the foregoing model,
the small-signal transport delay introduced by the phase shift modulation is
the most relevant effect, and GPSM,TE can be approximated as
GPSM,TE(jω) ≈ e−jωtPSM,TE . (7.21)
The above discussion leads to an extension of the phasor model of the control-
to-output dynamics (6.27),
Gvu(s) ,
ˆ¯vo(s)
uˆ(s)
= GPSM (s)Gvϕ(s)
≈ Gvϕ(s)e−stPSM ,
(7.22)
which now includes the small-signal modulation dynamics. An additional
delay term tcntrl due to A/D conversion and controller computational latency
can be included as well, leading to an overall loop delay td , tcntrl + tPSM ,
Gvu(s) ≈ Gvϕ(s)e−std ,
td , tcntrl + tPSM .
(7.23)
As a conclusive remark related to the model applicability, it is to be noted
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Figure 7.4: Digital phase-controlled dual half-bridge series resonant converter.
that the developed theory relies on averaged modeling. In fact, both dynamic
phasor models and the narrowband approximation invoked to derive (7.19)
only examine a limited range of the frequency axis around ωs. Furthermore,
the output dynamics of the converter is only described in the low-frequency
range. Application of the averaging approach in digitally controlled converters,
however, is only possible to the extent that aliasing effects induced by the
sampling operation are negligible. In the scenario of Fig. 7.4, this requirement
is enforced by the filter capacitor Co, which strongly limits the switching
ripple superimposed to the output voltage. Under different circumstances,
however, in which sampling-induced effects may become relevant, one should
resort to an exact discrete-time description of the converter dynamics [52] [53].
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Figure 7.5: Operation of a uniformly sampled leading-edge phase shift modula-
tor.Both u[k] and time are expressed in radians.
7.4 Results for different types of phase shift
modulators
Phase shift modulators are here classified according to the PWM carrier em-
ployed to generate the phase shift between cA(t) and cB(t). The trailing-edge
modulator discussed above and whose operating waveforms are depicted in
Fig. 7.1 generates a fixed-phase cA(t) and a phase-modulated cB(t) lagging
cA(t) by a controllable amount ϕB(t) = ϕ(t).
If the PWM carrier signal is changed to a leading-edge type, as in Fig. 7.5,
the corresponding modulator will generate a fixed-phase cB(t) and a phase-
modulated cA(t) leading cB(t) by a controllable angle ϕA(t) = −ϕ(t).
As for the symmetrical phase shift modulator, obtained using a symmetrical
(triangle-wave) PWM carrier, signals cA(t) and cB(t) are both phase-modulated
symmetrically with respect to the carrier valley point, cA(t) being anticipated
by ϕA(t) = −ϕ(t)/2 and cB(t) being delayed by ϕB(t) = ϕ(t)/2. Main ope-
rating waveforms are sketched in Fig. 7.6. With these generalizations, the
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Figure 7.6: Operation of a uniformly sampled symmetrical phase shift modulator.
Both u[k] and time are expressed in radians.
most general form of the linear equivalent circuit model of a digital phase-
controlled resonant converter becomes the one illustrated in Fig. 7.7. In such
a scheme, the baseband circuit is not included because, as shown in section
6.3.1, the average dynamics does not influence the total dynamics in pure
phase shift controlled DHB-SRC. Gains (kϕA , kϕB) are equal to (0, 1), (1, 0)
or (1/2, 1/2) for the trailing-edge, leading-edge or symmetrical modulation
respectively. Complex transformers are still governed by (6.25) and (6.26),
with the complex turns ratios redefined as
~nA ,
2
pi
ejΦA , ~nB ,
2
pi
e−jΦB . (7.24)
Uniformly sampled phase shift modulators of the leading-edge and symmet-
rical type can be analyzed following the same lines as done in section 7.2,
leading to the following general results:
i) The frequency response of any uniformly sampled phase shift modulator
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Figure 7.7: Combined linear steady state and small signal model of the phase-
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Table 7.1: Frequency responses of basic types of single-update uniformly sampled
phase shift modulators
Carrier type |GPSM (ω)| tPSM
Trailing-edge cos
(
pi
2
ω
ωs
)
1
ωs
(
Φ +
pi
2
)
Leading-edge cos
(
pi
2
ω
ωs
)
1
ωs
(
3
2
pi − Φ
)
Symmetrical cos
(
pi
2
ω
ωs
)
cos
(
Φ
2
ω
ωs
)
pi
ωs
=
Ts
2
can be put in the general form
GPSM (jω) = |GPSM (ω)|e−jωtPSM . (7.25)
ii) The most relevant dynamic effect introduced by a sampled PSM is
the small-signal transport delay tPSM which depends, in general, on the
carrier type and on the steady-state phase shift Φ.
iii) The symmetrical phase shift modulator exhibits a small-signal delay
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Table 7.2: Frequency responses of basic types of double-update uniformly sampled
phase shift modulators
Carrier type |GPSM (ω)| tPSM
Trailing-edge 1
Φ
ωs
Leading-edge 1
pi − Φ
ωs
Symmetrical cos
(
Φ
2
ω
ωs
)
pi
2ωs
=
Ts
4
which is independent of Φ.
Closed-form expressions of |GPSM(ω)| and tPSM are reported in Tab. 7.1 for
the trailing-edge, leading-edge and symmetrical modulators.
7.4.1 Double-update modulators
All modulators discussed in the previous sections process a modulating signal
sampled at the switching rate fs, and can therefore be referred to as single-
update modulators. In resonant dc-dc converters employing a full-bridge
rectifier, however, the fundamental frequency of the output voltage ripple is
equal to twice fs. It becomes then possible to operate both the controller and
the modulator at a sampling rate equal to 2fs. Such double-update modulators
can be treated using the theory developed above. Main results for the double-
update trailing-edge, leading-edge and symmetrical phase shift modulators
are reported in Tab. 7.2. Double-update operation has the general advantage
of reducing the equivalent small-signal transport delay with respect to the
single-sampled case. Furthermore, it removes the small amplitude attenuation
present in single-update trailing-edge and leading-edge modulators.
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7.5 Simulation Results
The theoretical framework developed in the previous sections is first validated
by means of a campaign of computer simulations. The simulations are carried
out by simulating the modulator as a standalone system and in open-loop. The
time-domain responses of various single-update and double-update USPSMs
to the modulating signal (7.1) are acquired for different ωm’s, and successively
post-processed with a Discrete Fourier Transform-based analysis in order to
extract the spectrum of the signal’s instantaneous phase. More precisely, the
mathematical post-processing follows the dynamic phasor definition outlines
in section 6.2: outputs cA(t) and cB(t) of the modulator are first DFT-
transformed, then their negative frequencies suppressed. Signals are then
time-domain multiplied by the complex carrier e−jωst in order to shift their
spectra. The instantaneous phase of the time-domain signals resulting from
this operation is then analyzed in the frequency domain and its frequency
components at ω = ±ωm determined in both amplitude and phase. The
dependence of such amplitude and phase on ωm represents the frequency
response under study. Fig. 7.8a illustrates the theoretical vs. simulated
frequency responses for a trailing-edge, leading-edge and symmetrical phase
shift modulator of the single-update type and around a steady-state operating
point Φ = 10◦. Fig. 7.8b reports simulation results for Φ = 170◦, while
corresponding simulation results for double-update modulators are reported
in Fig. 7.9a and 7.9b. In the small-signal limit, simulations fully validate the
theory and theoretical models predict the observed dependence of tPSM on Φ.
Comparison of Fig. 7.8a with 7.8b, and of Fig. 7.9a with 7.9b, confirms that
tPSM increases with Φ for a trailing-edge modulator, it decreases with Φ for a
leading-edge modulator, and remains constant for a symmetrical modulator.
Magnitude Bode diagrams also reveal the dependence of the attenuation
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Figure 7.8: Theoretical vs. simulated frequency response: trailing-edge, leading-
edge and symmetrical single-update modulation with (a) Φ = 10◦ and
(b) Φ = 170◦.
term on Φ for the symmetrical modulator, in agreement with the expressions
reported in Tab. 7.1 and 7.2.
7.6 Experimental Results
The digital phase-controlled series resonant converter of Fig. 7.4 is prototyped
for experimentally validating the foregoing models. Prototype parameters
are those reported in Tab. 7.3. The prototype operates off a 12 V voltage
source and produces a dc regulated output at 5 V, 1 A. The LC tank has
a resonant frequency of about 132 kHz and is operated above resonance at
a switching rate of 195 kHz. The inductance is realized with a Coilcraft®
SMT power inductor of the DO3316P Series. As for the converter switching
devices, Infineon OptiMOS®3 power MOSFET of the type IPD036N04L G is
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Figure 7.9: Theoretical vs. simulated frequency response: trailing-edge, leading-
edge and symmetrical double-update modulation with (a) Φ = 10◦ and
(b) Φ = 170◦.
Table 7.3: Case study converter parameters
Input voltage Vg 12 V
Output voltage Vo 5 V
Maximum output current Iload 1 A
Switching frequency fs 195 kHz
Tank inductance L 2.3 µH
Tank capacitance C 630 nF
Equivalent tank parasitic resistance rpar 0.2 Ω
Output capacitance Co 110 µF
employed, having rds,on ≈ 3.6 mΩ and rated 40 V, 90 A. The 0.2 Ω equivalent
tank parasitic resistance rpar accounts for the tank inductor parasitic resistance
rL and the MOSFETs rds,on . As for rL, a value of 0.196 Ω is estimated by
measuring the inductor resistance at 200 kHz using an impedance analyzer.
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Figure 7.10: Converter steady-state operation at Vg = 12 V, Iload = 1 A. Output
voltage vo(t): 2 V/div; vA(t): 5 V/div; vB(t): 2 V/div; time scale:
1 µs/div.
Considering that, in every instant in time, two MOSFETs are connected in
series with the LC tank, rpar is estimated as rpar = rL+ 2rds,on = 0.196 Ω + 2×
0.0036 Ω ≈ 0.2 Ω. The digital controller is VHDL-coded and implemented
on a commercial FPGA development board by Altera®. The voltage loop
gain T (s) is compensated by means of a proportional-integral (PI) regulator
designed for a crossover frequency of about 10 kHz. Experimental waveforms
pertaining to the converter steady-state operation at Vg = 12 V, Iload = 1 A
are reported in Fig. 7.10. In this operating point, Φ ≈ 33◦. All three
types of single-udpate phase shift modulation discussed above – trailing-edge,
leading-edge and symmetrical – are tested. The trailing-edge and leading-
edge implementations each have a hardware resolution of 8 bits, whereas the
symmetrical modulator have a hardware resolution of 7 bits. In terms of
the control angle ϕ, this amounts into a phase-shift hardware resolution of
≈ 1.4◦ and ≈ 2.8◦ respectively. In order to improve the resolution beyond
such hardware limits, a 7-bit first-order Σ-∆ modulator is interposed between
the digital compensator and the digital PSM [54]. With the use of the Σ-∆
block, the effective phase-shift resolution is reduced to few tens of thousandths
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Figure 7.11: Experimental, simulated and theoretical loop gain T (s) of the case
study converter of Fig. 7.4; trailing-edge phase shift modulation.
of degrees. In all cases, sampling of the output voltage is executed at the
beginning of the switching interval, so that tcntrl = 0 and td = tPSM . Clearly,
this choice for the sampling strategy entails reserving a small initial portion
of each switching cycle to A/D acquisition, control and Σ-∆ calculations.
Denote with Gc(s) the PI compensator transfer function,
Gc(s) , Kp +
Ks
s
. (7.26)
Since td = tPSM , the theoretical T (s) is
T (s) = Gc(s)Gvϕ(s)GPSM (s)
≈ Gc(s)Gvϕ(s)e−stPSM ,
(7.27)
where the amplitude attenuation term in GPSM(s) is approximated to unity
in the last expression. The converter is tested at Iload = 1 A output current.
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Figure 7.12: Experimental, simulated and theoretical loop gain T (s) of the case
study converter of Fig. 7.4; leading-edge phase shift modulation.
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Since Φ ≈ 33◦, one has
tPSM,TE =
1
ωs
(
Φ +
pi
2
)
≈ 1.76 µs,
tPSM,LE =
1
ωs
(
3
2
pi − Φ
)
≈ 3.36 µs,
tPSM,Sym =
pi
ωs
=
Ts
2
≈ 2.56 µs.
(7.28)
for the trailing-edge, leading-edge and symmetrical modulator types respec-
tively. Fig. 7.11, 7.12 and 7.13 report the Bode diagrams of the loop gain
T (s) with the three different types of phase shift modulation. The theoretical
expression (7.27) is compared with both simulated and experimental points
taken at different frequencies. In both experiments and simulations, the loop
gain is extracted using Middlebrook’s injection technique by superimposing
a square-wave perturbation of small amplitude to the digital phase control
command uϕ[k] [55]. Successively, signals before and after the injection point
are post-processed with a DFT-based analysis, and their spectral components
at the perturbation frequency extracted in order to calculate the experimental
loop gain in amplitude and phase. In the figures, the simplified loop gain
without any modulation or control delay is also illustrated. The importance
of such delays, and in particular of the phase shift modulator dynamics, is
especially evident in the phase response. On the other hand, the extended
model (7.27) based on the theory disclosed in this work correctly captures
the loop dynamics over a wide range of frequencies.
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Figure 8.1: Digital dual half-bridge series resonant converter employing a combined
PSM+PWM modulation.
8.1 Introduction
In chapter 7 the most commonly used phase shift modulators have been
characterized from a dynamic standpoint. The AC analysis is made for pure
phase shift modulations and results indicate, as main effect, the presence of a
transport delay in close analogy with the theory of uniformly sampled pulse
width modulators [55]. Such delay depends on the modulator carrier type as
well as on the converter operating point. However, control techniques such as
those described in chapters 4, 5 and in [6, 29, 49, 52] aim to exploit additional
degrees of freedom offered by these topologies for efficiency optimization
purposes. Such systems include combination of phase shift and pulse width
modulation as part of a feedback loop capable of dynamically tracking the
converter maximum efficiency point. Their adoption in a closed-loop system,
on the other hand, is often complicated by the need to model and quantify
the dynamical effects of the many degrees of freedom involved.
An example in which a combined uniformly sampled phase shift and pulse
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width (PSM+PWM) modulation is employed is depicted in Fig. 8.1. The
output voltage is sensed on a clock cycle basis by an ADC. The measured
voltage is then compared with a reference and the error is processed by a
digital compensator. The output of the regulator is then converted into a
phase shift and duty cycle commands through a map. In such online effi-
ciency optimization system, the parameters of the map is slowly tuned by an
optimization block which adjusts α using a minimum input current tracking
algorithm.
The analysis disclosed in this chapter is motivated by the need to understand
the small-signal dynamical behavior of a power converter when subject to
a generic digital PSM+PWM modulation. First objective of this chapter is
then to extend the concepts already presented in chapter 7 to the case of
combined uniformly sampled PSM+PWM and around a generic phase/duty
cycle operating point. Furthermore, the analysis is developed for the generic
harmonic of the switching frequency, therefore including the baseband dy-
namics as a special case. While this chapter focuses on the dynamics of
the combined PSM+PWM modulator proper, the results are subsequently
employed in chapter 9 to construct an extended multi-harmonic dynamic
model of a digitally controlled series resonant dc-dc converter.
8.2 Combined Phase Shift and Pulse Width
Uniformly Sampled Modulator
The modulation scheme treated throughout this chapter is depicted in Fig. 8.2.
The inputs of the modulator are the phase reference uϕ and the duty cycle
reference ud. These discrete-time control signals are periodically updated
every Tsample = Ts seconds.
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Figure 8.2: Combined PSM+PWM uniformly sampled modulation scheme.
As seen in Fig. 8.2, the modulating signal ud produces the desired duty
cycle by comparison with a symmetrical carrier. However, differently from
a pure PWM modulator, the carrier initial value is reduced by a quantity
proportional to the phase command uϕ. Starting from such value, the carrier
bounces off the 0 and 1 boundaries before returning to the initial value after
one entire switching period. This mechanism allows to generate the desired
phase shift in the produced pulse. In this chapter, uϕ has the meaning of a
leading angle, i.e. a positive value of uϕ anticipates the pulse relative to its
position at uϕ = 0. The symmetrical triangular carrier is chosen to make the
phase shift and the duty cycle references independent of each other in steady
state: a static variation of the phase shift reference uϕ does not influence the
value of the duty cycle; in a similar way, static variations of the duty cycle
reference ud do not modify the initial phase of the harmonics composing the
modulated signal c(t), but only their amplitude. According to Fig. 8.2, as
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long as ud[k] < 1− 1piuϕ[k], the modulator output signal c(t) can be written as
c(t) =

0, kTs < t < t1[k]
1, t1[k] < t < t2[k]
0, t2[k] < t < (k + 1)Ts
(8.1)
where t1[k] = kTs +
Ts
2
(
1− uϕ[k]
pi
− ud[k]
)
t2[k] = kTs +
Ts
2
(
1− uϕ[k]
pi
+ ud[k]
) . (8.2)
In steady state, ud[k] = D and uϕ[k] = Φ so c(t) is composed by its average
value C0 = D plus harmonics
c(t) =
+∞∑
l=1
c(l)(t) +D, (8.3)
with
c(l)(t) , 2
lpi
sin (lpiD) cos [lωst− l(pi − Φ)]. (8.4)
When, on the other hand, ud[k] > 1− 1piuϕ[k], the output sequence is
c(t) =

1, kTs < t < t
′
1[k]
0, t′1[k] < t < t
′
2[k]
1, t′2[k] < t < (k + 1)Ts
, (8.5)
where t
′
1(k) = kTs +
Ts
2
(
1− uϕ[k]
pi
+ ud[k]
)
t′2(k) = kTs +
Ts
2
(
3− uϕ[k]
pi
− ud[k]
) . (8.6)
Since the methodology to derive the model of the modulator is the same for
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both the cases, only the case defined by (8.1) and (8.2) are considered in
the following. The resulting small-signal models are therefore valid in the
neighborhood of any operating point (D,Φ) satisfying the constraint
D < 1− Φ
pi
. (8.7)
The traditional phasor technique is normally used in the analysis of circuits
and systems operating in sinusoidal steady state. By extension, periodic steady
state operation of nonlinear systems can also be described by associating a
phasor to each harmonic. For instance, the l-th harmonic (8.4) of the steady
state PSM+PWM signal c(t) can be represented by the phasor
~C(l) =
2
lpi
sin (lpiD)e−jl(pi−Φ), (8.8)
which is valid when ud = D and uϕ = Φ.
8.3 Modulator Small-Signal Analysis
The concepts of dynamic phasor described in section 6.2 can be applied
harmonic by harmonic to the PSM+PWM signal c(t) when modulating
signals ud and uϕ are slightly perturbed around their steady state operating
points. A dynamic phasor
~c(l)(t) ≈ ~C(l)
(
1 +
aˆ(l)(t)
|~C(l)| + jϕˆ
(l)(t)
)
(8.9)
can be associated to the l-th harmonic of c(t). Fig. 8.3 illustrates the above
decomposition for the fundamental harmonic phasor ~c(1)(t). Goal of the
following sections is to study the dynamic small-signal relationship between
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~c(l)(t) and the modulating signals ud and uϕ.
8.3.1 Phasor Dynamics due to Pulse Width Modula-
tion
Consider the modulation scheme of Fig. 8.2 with a constant phase control
signal uϕ[k] = Φ, and assume that the duty cycle control signal consists of a
DC term D plus a small discrete time sinusoidal perturbation with rate ωm,
ud[k] = D + uˆd sin (ωmkTs). (8.10)
As done in section 7.2 for the case of pure phase shift modulation, it is
assumed that the modulation and sampling frequencies are commensurable,
ωm
ωs
=
L
N
, L,N ∈ N (8.11)
with the sole objective of simplifying calculations by allowing the use of
Fourier series rather than double integrals. The conclusions that will be
drawn are not affected by such hypothesis. The goal of this section is to
derive the effect generated by a perturbation of the duty cycle uˆd on the
amplitude and phase of the dynamic phasor ~c(l)(t). Let us start with the
evaluation of the spectrum of c(t) at the frequency rate ω = ωlq = lωs + qωm,
l, q ∈ Z,
c(ω =ωlq) =
1
T
∫ T
0
c(τ)e−jτωlqdτ
=
2
T
e−jωlq
Ts
2 (1−Φpi )
ωlq
N−1∑
k=0
e−jωlqkTs sin
(
ωlqud[k]
Ts
2
) (8.12)
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where the time interval [0, T ] contains N switching periods and L modulation
periods. Note that when evaluated at ω = lωs, equation (8.12) returns the
phasors defined in (8.8). The upper side band c
(l)
usb(ωm) and the lower side
band c
(l)
lsb(ωm) are calculated, in the limit that uˆd is small, from (8.10) and
(8.12) by imposing q = +1 and q = −1 respectively
c
(l)
usb(ωm) = −j cos
(
(lωs + ωm)D
Ts
2
)
e−j(lωs+ωm)
Ts
2 (1−Φpi )uˆd (8.13)
c
(l)
lsb(ωm) = j cos
(
(lωs − ωm)DTs
2
)
e−j(lωs−ωm)
Ts
2 (1−Φpi )uˆd. (8.14)
Going back to the time domain, the dynamic phasor ~c(l)(t) can be calculated
from (8.13) and (8.14)
~c(l)(t) = ~C(l) + c
(l)
usb(ωm)e
jωmt + c
(l)
lsb(ωm)e
−jωmt (8.15)
Notice that, when evaluated at the baseband (l = 0), (8.13) and (8.14) yield a
couple of hermitian conjugate spectral lines, as expected. In the time domain,
this corresponds to a real-valued signal. For l 6= 0, on the other hand, the
time-domain counterpart of these two spectral lines is the complex-valued
phasor ~c(l)(t). Equation (8.15) can be easily rearranged in the form (8.9),
with
aˆ(l)(t) = 2 cos (lpiD) cos
(
ωmD
Ts
2
)
sin [ωm (t− td)]uˆd (8.16)
ϕˆ(l)(t) = −lpi sin
(
ωmD
Ts
2
)
cos [ωm (t− td)]uˆd (8.17)
where
td =
Ts
2
(
1− Φ
pi
)
. (8.18)
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~C(1)
~c(1)(t)
~C(1)
|~C(1)| aˆ(t)
j ~C(1)ϕˆ(t)
ϕ Φ
Figure 8.3: Phasor representation of an amplitude and phase perturbation of the
dynamic phasor ~c(1)(t)
As expected, both amplitude and phase perturbations aˆ(l)(t) and ϕˆ(l)(t)
depend on the modulator operating point (D,Φ). Furthermore, expressions
(8.16) and (8.17) show that a perturbation uˆd of the duty cycle command
ud[k] produce
i) an amplitude perturbation aˆ(l)(t) at the modulator output c(t). Such
perturbation acts with a transport delay (8.18) with respect to the sam-
pling instant. As secondary effect, there is a small attenuation depending
on the modulating frequency ωm through the term cos
(
ωmD
Ts
2
)
;
ii) a “parasitic” phase perturbation ϕˆ(l)(t) oscillating in quadrature with
respect to aˆ(l)(t) and still delayed by td. It worth to note that
lim
ωm→0
ϕˆ(l)(t) = 0 (8.19)
according to the fact that, for symmetrical carrier duty cycle modulators,
a variation of the duty cycle does not affect the initial phase of harmonics
of c(t) in steady state.
8.3.2 Phasor Dynamics due to Phase Shift Modulation
To deduce the dynamics introduced by a phase shift perturbation it is possible
to follow the procedure explained in section 8.3.1 for the duty cycle case.
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In this case, assume a constant ud[k] = D, and consider uϕ[k] as a superposi-
tion of a dc term Φ plus a small discrete time sinusoidal perturbation with
rate ωm
uϕ[k] = Φ + uˆϕ sin (ωmkTs). (8.20)
The spectrum of c(t) calculated for ωlq = lωs ± qωm is
c(ω =ωlq) =
1
T
∫ T
0
c(τ)e−jτωlqdτ
=
2
T
e−jωlq
Ts
2
ωlq
sin
(
ωlq
D
2
Ts
)N−1∑
k=0
e−jωlq(kTs−uϕ[k]
Ts
2pi ).
(8.21)
In the limit that uˆϕ is small, the upper side band c
(l)
usb(ωm) and the lower side
band c
(l)
lsb(ωm) are
c
(l)
usb(ωm) =
uˆϕ
2pi
sin
(
(lωs + ωm)
D
2
Ts
)
e−j(lωs+ωm)
Ts
2 (1−Φpi ) (8.22)
c
(l)
lsb(ωm) = −
uˆϕ
2pi
sin
(
(lωs − ωm) D
2
Ts
)
e−j(lωs−ωm)
Ts
2 (1−Φpi ). (8.23)
Then, using (8.15), the signal composed by (8.22) and (8.23) can be brought
back to the time domain. When written in the form (8.9), result is
ϕˆ(l)(t) = l cos
(
ωmD
Ts
2
)
sin [ωm (t− td)]uˆϕ (8.24)
aˆ(l)(t) =
2
pi
cos (lpiD) sin
(
ωmD
Ts
2
)
cos [ωm (t− td)]uˆϕ. (8.25)
Once again, both these terms depend on the modulator operating point
(D,Φ). Similarly to the case of a duty cycle perturbation, when the phase
shift modulating signal is perturbed with a small discrete time sinusoidal
signal, the following terms appear in the dynamic phasor ~c(l)(t):
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i) a phase perturbation ϕˆ(l)(t) acting with a transport delay equal to
the delay (8.18) introduced by the pulse width modulation. As a sec-
ondary effect, there is a small attenuation depending on the modulating
frequency ωm through the term cos
(
ωmD
Ts
2
)
;
ii) a “parasitic” amplitude perturbation aˆ(l)(t) oscillating in quadrature
with respect to ϕˆ(l)(t). It worth to note that
lim
ωm→0
aˆ(l)(t) = 0 (8.26)
according to the fact that, a variation of the phase shift does not affect
the amplitude of harmonics of c(t) in steady state.
8.3.3 Modulator Frequency Response
Small-signal relations expressed in time domain calculated in sec 8.3.1 and
8.3.2 indicate how a discrete time sinusoidal perturbation at the input of the
modulator reflect to the output. These relations can be written in a more
convenient frequency-domain form. To this purpose, define
G(l)ud→a(s) ,
aˆ(l)(s)
uˆd(s)
(8.27)
which relates the small-signal variations of uˆd to the corresponding pertur-
bations of aˆ(l)(t). Using the same notation we define the transfer functions
G
(l)
ud→ϕ(s), G
(l)
uϕ→a(s) and G
(l)
uϕ→ϕ(s). The frequency responses can be derived
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by the time domain equations (8.16), (8.17), (8.25) and (8.24), yielding

G
(l)
ud→a(jω) = 2 cos (lpiD) cos
(
ωD Ts
2
)
e−jωtd
G
(l)
ud→ϕ(jω) = jlpi sin
(
ωD Ts
2
)
e−jωtd
G
(l)
uϕ→ϕ(jω) = l cos
(
ωD Ts
2
)
e−jωtd
G
(l)
uϕ→a(jω) = j
2
pi
cos (lpiD) sin
(
ωD Ts
2
)
e−jωtd
(8.28)
As explained above for the time domain expressions, transfer functions
G
(l)
ud→a(s) and G
(l)
uϕ→ϕ(s) indicate, as major effect, a common transport delay
depending on the steady state value of the phase modulating signal. As sec-
ondary effect there is a small attenuation term negligible at low frequencies.
Although the modulator of Fig. 8.2 is designed to make the duty cycle and
the phase shift independent in steady state, in the dynamical case cross-
coupling effects are produced, described by transfer functions G
(l)
ud→ϕ(s) and
G
(l)
uϕ→a(s). The above analysis indicates that such cross-coupling effects are of
derivative nature, since both G
(l)
ud→ϕ(jω) and G
(l)
uϕ→a(jω) have a low-frequency
asymptotic expression of the type
G(l)ud→ϕ(jω)
low freq∝ jωe−jωtd (8.29)
and
G(l)uϕ→a(jω)
low freq∝ jωe−jωtd . (8.30)
As a final remark on (8.28), these can also be employed, in the formal limit
as l → 0, to describe the baseband dynamics. In this limit, one can see
that both G
(l)
ud→ϕ(jω) and G
(l)
uϕ→ϕ(jω) vanish, as no phase dynamics is present
in the baseband. As for G
(l)
ud→a(jω) and G
(l)
uϕ→a(jω), their limit as l → 0
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Figure 8.4: Theoretical, simulated and experimental frequency response (a) Gud→a,
(b) Gud→ϕ relative to the switching frequency harmonic l = 1. Operat-
ing point is (D = 0.25,Φ = 90◦).
yields the average dynamics of c(t) when subject to both duty cycle and
phase modulation. Observe that a factor of 2 appears as a multiplier in both
transfer functions because of the way dynamic phasors have been defined in
this work.
8.4 Simulation and Experimental Results
For experimental testing, the digital modulator of Fig. 8.2 is implemented on
an Alterar commercial FPGA development board. The modulator frequency
is 50 kHz; its resolution is equal to 10 bits, which amounts to a phase angle
resolution of 0.3◦ and duty cycle resolution of 0.2%.
A sinusoidal perturbation, either of the duty cycle command or of the
phase command, is digitally superimposed to the modulating signal, the
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Figure 8.5: Theoretical, simulated and experimental frequency response 12Gud→a
relative to the baseband dynamics l = 0. Operating point is (D =
0.25,Φ = 90◦).
modulated waveform successively acquired using a high frequency oscilloscope
with sampled frequency of 1 GSPS and an observation window of 5 ms.
A square wave signal in phase with the perturbation is also acquired as
time reference. Samples are then post-processed with a Discrete Fourier
Transform-based analysis in order to extract the spectrum of the signals and
analyze the relevant harmonics. This procedure is iterated for several values
of the modulating perturbation frequency ωm. Also, three harmonics were
examined in the experimental testing, namely the switching harmonic l = 1,
the baseband harmonic l = 0 and the second harmonic l = 2.
Results obtained with a duty cycle perturbation are shown in Fig. 8.4a and
8.4b relative to the fundamental harmonic l = 1. The experimental operating
point is (D = 0.25, Φ = 90◦) and the amplitude of the duty cycle perturbation
is 1%. Results for the baseband case l = 0 and the same operating point are
shown in Fig. 8.5. Notice that since this case represents the average dynamics,
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Figure 8.6: Theoretical, simulated and experimental frequency response of (a)
Guϕ→ϕ, (b) Guϕ→a relative to the switching frequency harmonic l = 1.
Operating point is (D = 0.25,Φ = 45◦).
the transfer function G
(0)
ud→ϕ(jω) is equal to zero and not shown.
Results obtained with a phase shift perturbation and for l = 1 are shown
in Fig. 8.6b and 8.6a. In this case the experimental operating point is
(D = 0.25, Φ = 45◦) and the phase angle perturbation amplitude is about
1.75◦. Results for the baseband case (l = 0) are shown in Fig. 8.7. As for
the case of the duty cycle perturbation the transfer function G
(0)
uϕ→ϕ(jω) is
zero and therefore not shown. As anticipated, the modulator introduces a
high-frequency cross-coupling effect in average dynamics as well.
To conclude, the case of the second harmonic l = 2 is shown as well
and results are shown in Fig. 8.8a and 8.8b. In this operating point one
has cos(2piD) = 0, and the transfer function G
(2)
uϕ→a(jω) vanishes. Plotted
markers in Fig. 8.8b only represent the measured noise.
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0.25,Φ = 45◦).
-5
0
5
10
15
|G
(2
)
u
ϕ
→
ϕ
|(d
B
)
ω/ωs
0 0.1 0.2 0.3 0.4
ar
g
G
(2
)
u
ϕ
→
ϕ
(d
eg
)
0
-10
-20
-30
-40
-50
-70
-60
Theoretical Model
Simulations
Experiments
(a)
|G
(2
)
u
ϕ
→
a
|(d
B
)
-10
-20
-40
-50
-70
-60
-30
-80
ω/ωs
0 0.1 0.2 0.3 0.4
ar
g
G
(2
)
u
ϕ
→
a
(d
eg
)
-50
0
-100
-150
-200
-250
-300
(b)
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Dynamic analysis of a digitally
controlled DHB-SRC
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9.1 Introduction
Dual half-bridge or full-bridge dc-dc resonant converters operating at constant
switching frequency are often controlled by varying the phase shift between
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Figure 9.1: (a) Multi-variable controlled resonant converter with combined phase
shift and pulse width uniformly sampled modulation and (b) voltage
waveforms vA(t) and vB(t) in a generic operating point.
the driving signals of the input and output legs. As shown in chapter 4,
such single-variable control approaches typically have the disadvantage of
a degraded efficiency, especially in light load conditions. In section 6.3.1 it
has been shown how the dynamics of phase-controlled converters is usually
studied according to the dynamic phasor approach [41–44,48], in which the
tank response in the vicinity of the switching frequency is described in terms
of voltage and current phasors.
Adoption of efficiency optimization approaches in a closed-loop feedback
154
9.2 Multi-variable controller case study
system, however, poses the general problem of dynamic analysis of the power
converter when two or more control variables are employed for regulation
purposes. Furthermore, a correct dynamical modeling of a multi-variable-
controlled converter is mandatory for the design and implementation of online
efficiency optimization techniques as those presented in chapters 4. Moving
from these considerations, this section analyzes the small-signal dynamic
response of dc-dc series resonant converters when subject to a combined phase
shift and pulse width modulation (PSM+PWM), i.e. when the converter legs
are modulated by both adjusting their duty cycle and their mutual phase shift.
Fig. 9.1a exemplifies the general scenario considered in this paper, where
each leg of the converter is driven by a PSM+PWM modulator. Voltage
waveforms vA(t) and vB(t) produced by each leg are illustrated in Fig. 9.1b for
an arbitrary operating point. Starting from the results presented in chapter 8
on the dynamics introduced by a combined PSM+PWM uniformly sampled
modulator in both the baseband region and in the vicinity of the generic
switching harmonic, this chapter formulates an extended model valid for the
converter system of Fig. 9.1a. The approach followed in this chapter to obtain
the small-signal circuit of the DHB-SRC is similar to the one shown in section
6.3.1.
9.2 Multi-variable controller case study
Consider the block diagram of Fig. 9.1a. Each leg of the converter is driven by
a PSM+PWM uniformly sampled modulator. Vectors ux[k] = [udx [k], uϕx [k]],
where x is the generic leg (x ∈ {A,B}), represent the modulating signals.
Elements of ux[k] are the references of duty cycle and phase shift of leg A
and leg B as defined in Fig. 9.1b. Note that, according to Fig. 9.1b, the phase
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Figure 9.2: General PSM+PWM modulation scheme for the dc-dc resonant con-
verter illustrated in Fig. 9.1a.
shift ϕ is defined as the phase difference between fundamental harmonics of
vA(t) and vB(t). The modulation schemes for leg A and leg B are reported in
Fig. 9.2 and follow the PSM+PWM approach described in chapter 8. For the
modulators of Fig. 9.2, uϕB [k] has the effect of delaying vB(t) with respect to
its position for uϕB = 0, while a positive value of uϕA [k] acts as to anticipate
vA(t) with respect to its position for uϕA = 0. Vectors ux[k] are updated
periodically with a sampling period Tsample = Ts, where Ts is the switching
period. The carrier is a symmetrical triangle wave, a choice which allows to
set the duty cycle and phase shift independently of each other in steady-state
condition. The modulators work as a traditional PWM modulator except for
the fact that the initial value of the carrier is updated to perform the phase
shift modulation. In steady state, and following the modulation schemes
defined in Fig. 9.2, the l-th harmonic of vA(t) and vB(t) can be represented
by the complex phasors
~V
(l)
A =
2
lpi
Vg sin (lpiDA)e
−jl(pi−ΦA)
~V
(l)
B =
2
lpi
Vo sin (lpiDB)e
−jl(pi+ΦB)
. (9.1)
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Figure 9.3: Block diagram of leg A
9.3 Multi-Harmonic Small-Signal Model
9.3.1 Modulator phasor dynamics
Consider the leg A of Fig. 9.3 driven by the uniformly sampled combined
phase shift and pulse width modulator with modulation scheme of Fig. 9.2.
In chapter 8 it is shown that a small discrete time sinusoidal perturbation of
the duty cycle control signal
udA [k] = DA + uˆdA sin (ωmkTs) (9.2)
produces a baseband perturbation located at ±ωm as well as sidebands
perturbation located at lωs ± ωm. Such spectrum is sketched in Fig. 9.4.
Baseband perturbation can be treated using the traditional averaging small-
signal modeling while the perturbation in the vicinity of multiple of switching
frequency lωs can be embedded using the dynamic phasor modeling approach.
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Figure 9.4: Spectrum of vA(t) in the small-signal limit.
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The same spectrum is generated when the phase shift command is perturbed
uϕA [k] = ΦA + uˆϕA sin (ωmkTs) . (9.3)
In chapter 8 it is shown that perturbations (9.2) and (9.3) individually affect
both the amplitude aˆ
(l)
A (t) and the phase ϕˆ
(l)
A (t) of the dynamic phasor ~v
(l)
A (t)
~v
(l)
A (t) =
~V
(l)
A + ~ˆv
(l)
A (t) =
~V
(l)
A
(
1 +
aˆ
(l)
A (t)
A(l)
+ jϕˆ
(l)
A (t)
)
, (9.4)
where A(l) = |~V (l)A |. The vector representation is illustrated in Fig. 9.5 for the
fundamental frequency l = 1. Frequency-domain expressions of aˆ
(l)
A (t) and
158
9.3 Multi-Harmonic Small-Signal Model
ϕˆ
(l)
A (t) have been derived in closed form,
aˆ
(l)
A (ωm) = G
(l)
udA→a(jωm)uˆdA +G
(l)
udA→ϕ(jωm)uˆϕA =
uˆdA2 cos (lpiDA) cos
(
ωmDA
Ts
2
)
e−jωmtd,A+
juˆϕA
2
pi
cos (lpiDA) sin
(
ωmDA
Ts
2
)
e−jωmtd,A
(9.5)
and
ϕˆ
(l)
A (ωm) = G
(l)
uϕA→a(jωm)uˆdA +G
(l)
uϕA→ϕ(jωm)uˆϕA =
uˆϕAl cos
(
ωmDA
Ts
2
)
e−jωmtd,A+
juˆdAlpi sin
(
ωmDA
Ts
2
)
e−jωmtd,A .
(9.6)
In both expressions, td,A is defined as
td,A =
Ts
2
(
1− ΦA
pi
)
. (9.7)
Equations (9.5) and (9.6) show that in analogy with the theory of uniformly
sampled pulse width modulators, the sampled nature of the modulating
signal introduces a small-signal transport delay td,A in the transfer functions
G
(l)
udA→a(s) and G
(l)
uϕA→ϕ(s). Such delay depends on the steady state phase
ΦA. As a secondary effect, a small attenuation term is also seen in the
magnitude response of the modulator. These results generalize dynamical
effects of uniform sampling in pulse width and phase shift modulators already
documented in [47].
The modulator also introduces a dynamic cross-coupling effect between phase
and duty cycle commands through the transfer functions G
(l)
udA→ϕ(s) and
G
(l)
uϕA→a(s). Such cross-coupling effect vanishes at low frequencies. More
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generally, the dynamic behavior of the cross-coupling is of derivative nature,
since
G(l)udA→ϕ(jωm)
low freq∝ jωme−jωmtd,A (9.8)
and
G(l)uϕA→a(jωm)
low freq∝ jωme−jωmtd,A . (9.9)
Therefore G
(l)
udA→a(s) and G
(l)
uϕA→ϕ(s) represent a high-frequency effect intro-
duced by the modulation.
Similarly, perturbation of control signals
udB [k] = DA + uˆdB sin (ωmkTs) (9.10)
and
uϕB [k] = ΦA + uˆϕB sin (ωmkTs) (9.11)
produce a perturbation of the dynamic phasor ~v
(l)
B (t)
~v
(l)
B =
~V
(l)
B + ~ˆv
(l)
B =
~V
(l)
B
(
1 +
aˆ
(l)
B
B(l)
− jϕˆ(l)B
)
(9.12)
where B(l) = |~V (l)B |. Such perturbations in closed form are
aˆ
(l)
B = G
(l)
udA→a(jωm)uˆdB +G
(l)
udB→ϕ(jωm)uˆϕB =
uˆdB2 cos (lpiDB) cos
(
ωmDB
Ts
2
)
e−jωmtd,B+
juˆϕB
2
pi
cos (lpiDB) sin
(
ωmDB
Ts
2
)
e−jωmtd,B
(9.13)
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ϕˆ
(l)
B (ωm) = G
(l)
uϕB→a(jωm)uˆdB +G
(l)
uϕB→ϕ(jωm)uˆϕB =
uˆϕB l cos
(
ωmDB
Ts
2
)
e−jωmtd,B+
juˆdB lpi sin
(
ωmDB
Ts
2
)
e−jωmtd,B
(9.14)
with
td,B =
Ts
2
(
1 +
ΦB
pi
)
. (9.15)
Equations (9.13) and (9.14) are identical to (9.5) and (9.6) except for the
sign of steady state phase angle ΦB, which in this case acts as a lagging angle
rather than a leading angle.
9.3.2 Modulator baseband dynamics
The baseband dynamics induced by the modulator can be treated as a special
case of phasor dynamics by studying the above results for l = 0. In this limit
the dynamic phasors ~v
(0)
A (t) and ~v
(0)
B (t) become real-valued signals and there
are no phase perturbations, i.e. ϕˆ
(0)
A (ωm) = 0 and ϕˆ
(0)
B (ωm) = 0. Furthermore,
because of the choice adopted for defining dynamic phasors, the l = 0 steady-
state phasor is two times the average value Vx of vx(t),
~V
(0)
A = 2DAVg = 2VA,
~V
(0)
B = 2DBVg = 2VB.
(9.16)
More generally, the baseband dynamics v¯A(t) and v¯B(t) of the switching nodes
are v¯A(t) = VA +
ˆ¯vA =
1
2
~v
(0)
A (t) = VA +
1
2
aˆ
(0)
A (t),
v¯B(t) = VB + ˆ¯vB =
1
2
~v
(0)
B (t) = VB +
1
2
aˆ
(0)
B (t).
(9.17)
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Figure 9.6: Small-signal circuit of the resonant tank.
Note that, based on (9.5) and (9.13), perturbations uˆϕA and uˆϕB of the phase
shift modulating signals contribute to the baseband perturbation of v¯A(t) and
v¯B(t).
9.3.3 Multi-Harmonic Small-Signal Model of the Tank
Dynamics
The dynamic effect described by (9.5), (9.6), (9.13) and (9.14) can be included
in the small-signal circuit of the resonant tank as follows:
 A small-signal phasor equivalent circuit is associated to each harmonic
of the switching rate. Each of these circuits makes use of complex
electrical elements as discussed in [42], describing the phasor dynamics
of the resonant tank in the vicinity of the associated harmonic. The
small-signal average circuit is included as well to model the baseband
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dynamics.
 The switching node perturbations are included by means of indepen-
dent voltage sources modeling the amplitude and phase small-signal
contributions aˆ
(l)
x (t) and ϕˆ
(l)
x (t) of each leg, according to (9.4) and (9.12).
The resulting circuit is depicted in Fig. 9.6. Observe that this model does
not account for small-signal contributions due to perturbations of the input
and output voltge. This issue is addressed in the next section.
9.3.4 Output Voltage Dynamics
In order to describe the influence of the output capacitor voltage on the
system dynamics two effects have to be considered, namely i) the effect of a
perturbation of the output voltage on the resonant current i(t), and ii) the
effect of a perturbation of the tank current and modulator inputs on the output
voltage vo(t). As already shown in chapter 6.3.1, both phenomena can be
accounted for in a simplified manner as long as the small-ripple approximation
can be invoked for vo(t). Dynamically speaking, this is equivalent of stating
that vo(t) is essentially a baseband signal, with negligible content at the
switching frequency and its harmonics,
vo(t) ≈ v¯o(t) = Vo + ˆ¯vo(t). (9.18)
As for i), and as long as (9.18) is valid, the effect can be seen as a series
of AM modulations of the harmonic components of vB(t), ˆ¯vo(t) being the
modulating signal. More formally, the steady-state expression of vB(t) is
vB(t) = DBVo + Vo
+∞∑
l=1
c
(l)
B (t), (9.19)
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with
c
(l)
B (t) =
2
lpi
sin (lpiDB) cos [lωst− l (pi + ΦB)] (9.20)
expression of the l-th harmonic of the modulated signal. A small-signal
perturbation ˆ¯vo(t) of the average output voltage yields, for the l-th harmonic,
the contribution
v
(l)
B (t) =
(
Vo + ˆ¯vo(t)
)
c
(l)
B (t). (9.21)
In terms of dynamic phasor, the above result can be expressed as
~v
(l)
B (t) =
~V
(l)
B + ~ˆv
(l)
B (t) =
~V
(l)
B +
~V
(l)
B
Vo
ˆ¯vo(t). (9.22)
The term ~ˆv
(l)
B (t) represents the perturbation of the dynamic phasor ~v
(l)
B (t)
caused by a small-signal baseband perturbation ˆ¯vo of the output voltage.
This effect can be included into the equivalent small-signal circuit of Fig. 9.6
by means of a controlled voltage source yielding the small-signal circuit of
Fig. 9.7.
As for ii), under the hypothesis of lossless bridges, the instantaneous power
p(t) at the AC-side of the leg B is equal to the instantaneous power at the
DC-side (Fig. 9.8)
p(t) = vB(t)i(t) (9.23)
that can be represented as p(t) = p¯(t) + p˜(t) where p¯(t) represents the average
power and p˜(t) is the fluctuating power responsible for the output ripple. Since
we are interested in describing the average dynamics of the output voltage,
the fluctuating term p˜(t) is neglected. The average power p¯(t) = PDC + ˆ¯p(t)
is calculated as follows
p¯(t) = v¯B(t)¯i(t) +
1
2
<
∞∑
l=1
[
~v
(l)
B (t)~i
(l)∗(t)
]
(9.24)
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Figure 9.7: Small-signal circuit of the resonant tank including small-signal baseband
contributions due to ˆ¯vg(t) and ˆ¯vo(t).
where 
v¯B(t) = VB + VodˆB(t) +DB ˆ¯vo(t)
i¯(t) = I¯ + iˆ(t)
~v
(l)
B (t) =
~V
(l)
B +
~V
(l)
B
B(l)
aˆ
(l)
B (t)− j~V (l)B ϕˆ(l)B (t) +
~V
(l)
B
Vo
ˆ¯vo(t)
~i(l)(t) = ~I(l) +~ˆi(l)(t)
(9.25)
In (9.24), the term v¯B(t)¯i(t) accounts for the power delivered by the average
tank current and the average voltage of vB(t). The generic term
1
2
~v
(l)
B (t)~i
(l)∗(t)
represents the average (baseband) component of the power associated to the
l-th harmonics of vB(t) and i(t).
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Figure 9.8: Output stage of the series resonant dc-dc converter.
To derive the output voltage dynamic equation, consider the average power
p¯co(t) entering in the output capacitor
p¯co(t) = p¯(t)−
v2o(t)
RLOAD
(9.26)
where v2o(t)/RLOAD is the instantaneous power delivered to the load. Under
the small-ripple approximation (9.18), one has v2o(t) ≈ v¯2o(t). The average
current i¯co(t) flowing through the output capacitor is derived dividing Eq.
(9.26) by v¯o(t),
i¯co(t) =
1
v¯o(t)
(
p¯(t)− v¯
2
o(t)
RLOAD
)
. (9.27)
Finally, the dynamic equation describing the dynamics of the output capacitor
is
d
dt
v¯o(t) =
1
Cov¯o(t)
(
p¯(t)− v¯
2
o(t)
RLOAD
)
. (9.28)
After linearization, equation (9.28) yields the small-signal circuit of Fig. 9.9
that describes the dynamics of the output stage of the series resonant dc-dc
converter. The small-signal circuit of the output stage is composed by a
baseband average circuit including the RC load, a series of controlled current
sources connected in a Norton configuration that takes account of perturbation
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Figure 9.9: Small-signal circuit of the output stage.
in the tank current and a series of independent voltage sources that accounts
for the perturbations in the driving signals. The equivalent small-signal
circuit of the converter is sketched in Fig. 9.10 where only baseband and
fundamental harmonic dynamics are shown explicitly. The input stage circuit
is obtained in the same way of the output stage described above. The
dynamics of the modulators are represented by block diagrams that feed the
inputs aˆ
(l)
x (t) and ϕ
(l)
x (t) of the small-signal circuit.
9.4 Experimental Results
To validate the model the system of Fig. 9.11 has been developed. The
converter used to validate the model is the one with parameters summarized
in Tab. 9.1. The LC tank has a resonant frequency of about 132 kHz and
is operated above resonance at a switching rate of 195 kHz. The inductance
is realized with a Coilcraft SMT power inductor of the DO3316P Series. As
for the converter switching devices, Infineon OptiMOSr3 power MOSFET
of the type IPD036N04L G is employed, having rds,on ≈ 3.6 mΩ and rated
40 V, 90 A. As for the parasitic resistance of the inductor rL, a value of
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Figure 9.10: Proposed multi-harmonic small-signal circuit. Perturbations of base-
band and phasor quantities are indicated with ˆ¯x and ~ˆx respectively.168
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Table 9.1: Parameters of the DHB-SRC Case Study
Switching frequency fs 200 kHz
Input voltage Vg 12 V
Output voltage Vo 5 V
Maximum output current Iload,max 1.2 A
Tank capacitance C 635 nF
Tank inductance L 2.28 µH
Output capacitance Co 110 µF
Equivalent parasitic resistance Rpar 0.22 Ω
0.196 Ω is estimated by measuring the inductor resistance at 200 kHz using
an impedance analyzer. Considering that, in every instant, two MOSFETs are
connected in series with the LC tank, Rpar is estimated as Rpar = rL+2rds,on =
0.196 Ω + 0.0036 Ω ≈ 0.2 Ω. The digital controller including the regulator,
the map and the combined PWM+PSM modulators are VHDL-coded and
implemented on a commercial FPGA development board provided by Altera.
The voltage loop gain T (s) is compensated by means of a proportional integral
(PI) regulator designed for a crossover frequency of about 10 kHz. The two
modulating signals used for regulating the output voltage are udA and uϕA ,
while leg B is kept at DB = 0.5, ΦB = 0. The control scheme is similar to
the one presented in chapter 4 with the sole difference that both phase shift
and pulse width modulations are performed on the leg A as illustrated in
Fig. 9.12. The map transforming the control signal u[k] into the modulating
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Figure 9.11: Multi-variable controlled series resonant converter considered for ex-
perimental validation, including perturbation injection for loop gain
measurement.
vector (udA , uϕA) is, therefore,uϕA [k] = u[k]udA [k] = uϕA [k]/pi (9.29)
with the phase signal uϕA expressed in radians.
The converter is operated at Vg = 12 V, Vo = 5 V, Rload = 12 Ω with
modulator operating point ΦA = 32
◦, DA = 0.18. The 8 bits of the modulator
allows a resolution of 1.4◦ for the phase shift and 0.7% for the duty cycle. In
order to improve the resolution beyond such hardware limits, a 7-bit first-
order Σ−∆ modulator is interposed between the digital compensator and
the digital PSM+PWM modulator.
In both experiments and simulations, the loop gain is extracted using
Middlebrooks injection technique by superimposing a square-wave perturba-
170
9.4 Experimental Results
0 30 60 90 120 150 180
0.9
0.80.6
0.5
0.4
0.3
0.2
0.7
Control line
Max output
power point
0
0.2
0.4
0.6
1
0.8
Normalized output power
uϕA (deg)
udA
uϕA = 0deg
udB = 0.5
Figure 9.12: Control line and constant output power contours relative to the online
efficiency optimization technique described in [56].
tion of small amplitude to the digital phase control command u[k] (Fig. 9.11).
Successively, signals before and after the injection point are post-processed
with a DFT-based analysis, and their spectral components at the perturba-
tion frequency extracted in order to calculate the experimental loop gain in
amplitude and phase. Fig. 9.13 compares the Bode plot calculated with the
proposed model, with switching level Simulink simulations and experimental
results.
In order to highlight the importance of including multiple harmonics in
the dynamic analysis of the converter, consider the following numerical case
study. An 8 MHz implementation of the converter of Fig. 9.1a is designed to
work above resonance with resonance frequency f0 equal to 3.2 MHz. The
baseband small-signal circuit introduces a resonance in the transfer function
Gud→vo(s) located at f0; on the other hand, the dynamic phasor small-signal
circuit relative to the fundamental harmonic l = 1 introduces resonances
located at fs − f0 = 4.8 MHz and fs + f0 = 11.2 MHz. In this case the
frequency resonance introduced by the average dynamics heavily modifies the
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Figure 9.13: Theoretical, simulated and experimental loop gain Bode diagrams of
the system of Fig. 9.11
converter frequency response and cannot be neglected for the regulator design.
Fig. 9.14 shows the transfer function Gu→vo(s) between the control signal u[k]
and the output voltage vo using the map (9.29), comparing a single-harmonic
model with a multi-harmonic model accounting for both the baseband and
the switching frequency dynamics.
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converter numerical case study.
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Chapter 10
Conclusions
This research activity is conducted through the collaboration between Infineon
Technologies Italia and the Department of Information Engineering (DEI) of
the University of Padova within the framework of a contract of Apprenticeship
in Higher Education and Research, and focuses on modeling and design
of efficiency optimization techniques for high-frequency dc-dc converters in
automotive applications. Part of the research activity has been developed
during a six months visiting period at the Colorado Power Electronics Center
of the University of Colorado at Boulder, under the supervision of Prof.
Dragan Maksimovic´.
The architecture of the system considered throughout the thesis is based on
a multiple loop approach in which the regulation loop and the optimization
loop simultaneously operate to guarantee a stable voltage supply to the
electronic control unit and an efficient power conversion. The two topologies
of dc-dc converters considered in the work are the DHB-SRC and the non
resonant version of the DAB converter. Both converters are chosen because of
their relative low hardware complexity and the number of degrees of freedom
available for purpose of regulation and optimization.
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Main contributions of the thesis are summarized as follows:
1. A multivariable control strategy combining a fast regulation loop with
a slower efficiency optimization loop operating is proposed for the DHB-
SRC. Power and efficiency contours of the converter are first analyzed
using a multi-harmonic model for steady-state analysis, combined with
an approximated model of conduction and switching losses. For the
latter, the methodology originally disclosed in [32] is reformulated to
include partial ZVS switching and incorporated in the calculations.
A robust interacting control is then proposed which enables to maintain
output voltage regulation and on-the-fly efficiency optimization againts
abrupt changes in the load current. Convergence of the optimization
method, which does not require a preliminary efficiency characterization
of the power converter, is ensured by the uniqueness of the maximum
efficiency point in the control plane. Experimental measures confirm the
effectiveness of the proposed efficiency optimization approach. Results
of the research is disclosed in [56] and a patent [57] is filed.
2. In conjunction with the visiting program at the Colorado Power Elec-
tronics Center, a 100MHz DHB-SRC is developed based on Gallium-
Nitride (GaN) technology. In [58] the interacting control for online
efficiency optimization already developed for the resonant converter
stage is combined to a burst control.
3. The non-resonant dual active bridge is analyzed from a static point
of view revealing that the choice of a small inductance in conjunction
with a smart modulation scheme enables the possibility to design a
high frequency and high efficiency converter. The steady-state and
power losses modeling methodology already developed for estimating
176
conduction and switching losses in the resonant converter are adopted to
the non-resonant dual active bridge case as well. The different possible
switching sequences are analyzed in a systematic way revealing the best
operating regions of the converter from the efficiency standpoint.
4. Moving from the results of the steady state analysis of the DAB converter
a multivariable control strategy based on a multiple-loop structure is
proposed in chapter 5. A technique based on the simplex algorithm is
developed for the maximum efficiency operating point tracking.
The second part of the thesis focuses on the dynamic study of the regulation
loop of the analyzed converters. In particular, the modeling procedure
for describing the small-signal dynamics of uniformly sampled phase shift
modulators and combined phase shift and pulse width modulators is clarified.
The main contributions are listed below:
1. As for pure phase shift modulators, in analogy with the theory of
pulse width modulators, it is found that the sampled nature of the
modulating signal introduces a small-signal transport delay in the
modulator frequency response. Such delay depends on the modulator
operating point as well as on the type of carrier employed to generate
the desired phase shift. As a secondary effect, a small attenuation term
is also seen in the magnitude response of the modulator. Preliminary
results are presented in [59] and extended for journal publication in [60].
2. As for the combined phase shift and pulse width modulators, the study
indicates that small variations of the duty cycle and phase shift modulat-
ing signals individually induce both amplitude and phase perturbations
on the dynamic phasor at the output of the modulator. Furthermore,
even though the modulating scheme is chosen in order to make the duty
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cycle and phase shift modulating signals independent in steady state,
the study reveales a dynamical cross-coupling between the duty cycle
and phase modulating signals. Results of the research are disclosed
in [61].
3. These results are employed to develop a multi-harmonic small-signal
circuit for a digitally controlled DHB-SRC. The obtained model includes
the additional dynamics introduced by sampled nature of the modulator.
Results of the research are published in [62].
All the theoretical findings are validated both via simulations and experimental
tests.
178
Bibliography
[1] R. Johnson, J. Evans, P. Jacobsen, J. Thompson, and M. Christopher, “The chang-
ing automotive environment: high-temperature electronics,” Electronics Packaging
Manufacturing, IEEE Transactions on, vol. 27, no. 3, pp. 164–176, July 2004.
[2] V. Yousefzadeh and D. Maksimovic, “Sensorless optimization of dead times in dc-dc
converters with synchronous rectifiers,” Power Electronics, IEEE Transactions on,
vol. 21, no. 4, pp. 994–1002, July 2006.
[3] D. Costinett, R. Zane, and D. Maksimovic, “Automatic voltage and dead time control
for efficiency optimization in a dual active bridge converter,” in Applied Power
Electronics Conference and Exposition (APEC), 2012 Twenty-Seventh Annual IEEE,
Feb 2012, pp. 1104–1111.
[4] E. Burton, G. Schrom, F. Paillet, J. Douglas, W. Lambert, K. Radhakrishnan, and
M. Hill, “Fully integrated voltage regulators on 4th generation intel core socs,” in
Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth
Annual IEEE, March 2014, pp. 432–439.
[5] Z. Ye, P. Jain, and P. Sen, “Dual-edge phase-shift-modulation for circulating current
control in full-bridge resonant converters,” in Applied Power Electronics Conference
and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE, Feb 2008, pp. 1041–
1047.
[6] S. Waﬄer and J. Kolar, “A novel low-loss modulation strategy for high-power bidirec-
tional buck + boost converters,” Power Electronics, IEEE Transactions on, vol. 24,
no. 6, pp. 1589–1599, June 2009.
[7] K.-H. Liu, R. Oruganti, and F. C. Lee, “Resonant switches - topologies and charac-
teristics,” in Power Electronics Specialists Conference, 1985 IEEE, June 1985, pp.
106–116.
179
Bibliography
[8] K.-H. Liu, R. Oruganti, and F. Lee, “Quasi-resonant converters-topologies and char-
acteristics,” Power Electronics, IEEE Transactions on, vol. PE-2, no. 1, pp. 62–71,
Jan 1987.
[9] W. Tabisz and F. Lee, “Zero-voltage-switching multi-resonant technique-a novel
approach to improve performance of high frequency quasi-resonant converters,” in
Power Electronics Specialists Conference, 1988. PESC ’88 Record., 19th Annual IEEE,
April 1988, pp. 9–17 vol.1.
[10] D. Maksimovic and S. Cuk, “A general approach to synthesis and analysis of quasi-
resonant converters,” Power Electronics, IEEE Transactions on, vol. 6, no. 1, pp.
127–140, Jan 1991.
[11] W. Tabisz, M. Jovanic, and F. Lee, “High-frequency multi-resonant converter tech-
nology and its applications,” in Power Electronics and Variable-Speed Drives, 1991.,
Fourth International Conference on, Jul 1990, pp. 1–8.
[12] M. Schlecht and L. Casey, “Comparison of the square-wave and quasi-resonant topolo-
gies,” Power Electronics, IEEE Transactions on, vol. 3, no. 1, pp. 83–92, Jan 1988.
[13] V. Vorperian and S. Cuk, “A complete dc analysis of the series resonant converter,”
in Power Electronics Specialists conference, 1982 IEEE, June 1982, pp. 85–100.
[14] R. Steigerwald, “A comparison of half-bridge resonant converter topologies,” Power
Electronics, IEEE Transactions on, vol. 3, no. 2, pp. 174–182, Apr 1988.
[15] M. Cosby and R. Nelms, “Designing a parallel-loaded resonant inverter for an elec-
tronic ballast using the fundamental approximation,” in Applied Power Electronics
Conference and Exposition, 1993. APEC ’93. Conference Proceedings 1993., Eighth
Annual, Mar 1993, pp. 418–423.
[16] S. G. Trabert and R. W. Erickson, “Steady state analysis of the duty cycle controlled
series resonant converter,” in Power Electronics Specialists Conference, 1987 IEEE,
June 1987, pp. 545–556.
[17] R. King and T. Stuart, “A normalized model for the half-bridge series resonant
converter,” Aerospace and Electronic Systems, IEEE Transactions on, vol. AES-17,
no. 2, pp. 190–198, March 1981.
[18] C. Lee and K. Siri, “Analysis and design of series resonant converter by state-plane
diagram,” Aerospace and Electronic Systems, IEEE Transactions on, vol. AES-22,
no. 6, pp. 757–763, Nov 1986.
180
Bibliography
[19] J. Lazar and R. Martinelli, “Steady-state analysis of the llc series resonant converter,”
in Applied Power Electronics Conference and Exposition, 2001. APEC 2001. Sixteenth
Annual IEEE, vol. 2, 2001, pp. 728–735 vol.2.
[20] G. Spiazzi and S. Buso, “Non iterative design procedure of lcc-based electronic ballasts
for fluorescent lamps including dimming operation,” in Energy Conversion Congress
and Exposition, 2009. ECCE 2009. IEEE, Sept 2009, pp. 2065–2072.
[21] H. Bai and C. Mi, “Eliminate reactive power and increase system efficiency of isolated
bidirectional dual-active-bridge dc-dc converters using novel dual-phase-shift control,”
Power Electronics, IEEE Transactions on, vol. 23, no. 6, pp. 2905–2914, Nov 2008.
[22] L. Corradini, D. Seltzer, D. Bloomquist, R. Zane, D. Maksimovic, and B. Jacobson,
“Minimum current operation of bidirectional dual-bridge series resonant dc/dc convert-
ers,” Power Electronics, IEEE Transactions on, vol. 27, no. 7, pp. 3266–3276, July
2012.
[23] F. Krismer, S. Round, and J. Kolar, “Performance optimization of a high current dual
active bridge with a wide operating voltage range,” in Power Electronics Specialists
Conference, 2006. PESC ’06. 37th IEEE, June 2006, pp. 1–7.
[24] F. Krismer and J. Kolar, “Efficiency-optimized high-current dual active bridge con-
verter for automotive applications,” Industrial Electronics, IEEE Transactions on,
vol. 59, no. 7, pp. 2745–2760, July 2012.
[25] G. Oggier, R. Ledhold, G. Garcia, A. Oliva, J. Balda, and F. Barlow, “Extending
the zvs operating range of dual active bridge high-power dc-dc converters,” in Power
Electronics Specialists Conference, 2006. PESC ’06. 37th IEEE, June 2006, pp. 1–7.
[26] G. Oggier, G. Garcia, and A. Oliva, “Switching control strategy to minimize dual
active bridge converter losses,” Power Electronics, IEEE Transactions on, vol. 24,
no. 7, pp. 1826–1838, July 2009.
[27] Z. Pavlovic, J. Oliver, P. Alou, O. Garcia, and J. Cobos, “Bidirectional dual active
bridge series resonant converter with pulse modulation,” in Applied Power Electronics
Conference and Exposition (APEC), 2012 Twenty-Seventh Annual IEEE, Feb 2012,
pp. 503–508.
[28] D. Costinett, D. Maksimovic, and R. Zane, “Design and control for high efficiency in
high step-down dual active bridge converters operating at high switching frequency,”
IEEE Trans. Power Electron., vol. 28, no. 8, pp. 3931–3940, 2013.
181
Bibliography
[29] D. Seltzer, D. Bloomquist, R. Zane, and D. Maksimovic, “Gain-scheduled control of
multi angle phase shift modulated dual active bridge series resonant dc/dc converters,”
in Control and Modeling for Power Electronics (COMPEL), 2012 IEEE 13th Workshop
on, June 2012, pp. 1–7.
[30] A. Parayandeh and A. Prodic, “Digitally controlled low-power dc-dc converter with
segmented output stage and gate charge based instantaneous efficiency optimization,”
in Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE, Sept 2009,
pp. 3870–3875.
[31] A. Parayandeh, C. Pang, and A. Prodic, “Digitally controlled low-power dc-dc con-
verter with instantaneous on-line efficiency optimization,” in Applied Power Electronics
Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE, Feb
2009, pp. 159–163.
[32] D. Costinett, D. Maksimovic, and R. Zane, “Circuit-oriented treatment of nonlinear
capacitances in switched-mode power supplies,” Power Electronics, IEEE Transactions
on, vol. 30, no. 2, pp. 985–995, Feb 2015.
[33] R. Oruganti and F. Lee, “Resonant power processors, part i—state plane analysis,”
Industry Applications, IEEE Transactions on, vol. IA-21, no. 6, pp. 1453–1460, Nov
1985.
[34] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, “Optimization of perturb
and observe maximum power point tracking method,” Power Electronics, IEEE
Transactions on, vol. 20, no. 4, pp. 963–973, July 2005.
[35] M. Elgendy, B. Zahawi, and D. Atkinson, “Assessment of perturb and observe mppt al-
gorithm implementation techniques for pv pumping applications,” Sustainable Energy,
IEEE Transactions on, vol. 3, no. 1, pp. 21–33, Jan 2012.
[36] R. Paul and D. Maksimovic, “Analysis of pwm nonlinearity in non-inverting buck-
boost power converters,” in Power Electronics Specialists Conference, 2008. PESC
2008. IEEE, June 2008, pp. 3741–3747.
[37] J. A. Nelder and R. Mead, “A simplex method for function minimization,” The
Computer Journal, vol. 7, no. 4, pp. 308–313, 1965.
[38] F. Ongaro, S. Saggini, S. Giro, and P. Mattavelli, “Two-dimensional mppt for photo-
voltaic energy harvesting systems,” in Control and Modeling for Power Electronics
(COMPEL), 2010 IEEE 12th Workshop on, June 2010, pp. 1–5.
182
Bibliography
[39] R. Middlebrook and S. Cuk, “A general unified approach to modelling switching-
converter power stages,” in Power Electronics Specialists Conference, 1976 IEEE,
June 1976, pp. 18–34.
[40] S. Cuk and R. Middlebrook, “A general unified approach to modelling switching dc-
to-dc converters in discontinuous conduction mode,” in Power Electronics Specialists
Conference, 1977 IEEE, June 1977, pp. 36–57.
[41] S. Sanders, J. Noworolski, X. Liu, and G. C. Verghese, “Generalized averaging method
for power conversion circuits,” in Power Electronics Specialists Conference, 1990.
PESC ’90 Record., 21st Annual IEEE, 1990, pp. 333–340.
[42] C. Rim and G. H. Cho, “Phasor transformation and its application to the dc/ac
analyses of frequency phase-controlled series resonant converters (src),” IEEE Trans.
Power Electron., vol. 5, no. 2, pp. 201–211, Apr. 1990.
[43] Y. Yin, R. Zane, R. Erickson, and J. Glaser, “Direct modeling of envelope dynamics
in resonant inverters,” in Power Electronics Specialist Conference, 2003. PESC ’03.
2003 IEEE 34th Annual, vol. 3, June 2003, pp. 1313–1318 vol.3.
[44] Y. Yin, R. Zane, J. Glaser, and R. Erickson, “Small-signal analysis of frequency-
controlled electronic ballasts,” Circuits and Systems I: Fundamental Theory and
Applications, IEEE Transactions on, vol. 50, no. 8, pp. 1103–1110, Aug 2003.
[45] D. Seltzer, L. Corradini, D. Bloomquist, R. Zane, and D. Maksimovic, “Small signal
phasor modeling of dual active bridge series resonant dc/dc converters with multi-angle
phase shift modulation,” in Energy Conversion Congress and Exposition (ECCE),
2011 IEEE, Sept 2011, pp. 2757–2764.
[46] J. Gibson, Principles of Digital and Analog Communications. Macmillan, 1993.
[47] R. D. Middlebrook, “Predicting modulator phase lag in PWM converter feedback
loops,” in Proc. 8th Int. Solid-State Power Conversion Conference (POWERCON),
Apr. 1981.
[48] L. Corradini and D. Maksimovic, “A digital pulse-width modulator for phase-shift
operation of full-bridge isolated dc-dc converters,” in Applied Power Electronics
Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, Feb 2010, pp.
277–283.
[49] D. Seltzer and R. Zane, “Feedback control of phase shift modulated half bridge circuits
for zero voltage switching assistance,” in Control and Modeling for Power Electronics
(COMPEL), 2013 IEEE 14th Workshop on, June 2013, pp. 1–7.
183
Bibliography
[50] Y. Du and A. Huang, “A high resolution digital phase-shift modulation scheme for
ultra-high frequency dual active bridge converters,” in Energy Conversion Congress
and Exposition (ECCE), 2012 IEEE, Sept 2012, pp. 1684–1691.
[51] L. Corradini, D. Seltzer, D. Bloomquist, R. Zane, D. Maksimovic, and B. Jacobson,
“Zero voltage switching technique for bidirectional dc/dc converters,” Power Electronics,
IEEE Transactions on, vol. 29, no. 4, pp. 1585–1594, April 2014.
[52] D. Costinett, R. Zane, and D. Maksimovic, “Discrete-time small-signal modeling of a
1 mhz efficiency-optimized dual active bridge converter with varying load,” in Control
and Modeling for Power Electronics (COMPEL), 2012 IEEE 13th Workshop on, June
2012, pp. 1–7.
[53] D. Maksimovic and R. Zane, “Small-signal discrete-time modeling of digitally controlled
pwm converters,” Power Electronics, IEEE Transactions on, vol. 22, no. 6, pp. 2552–
2556, Nov 2007.
[54] M. Norris, L. Platon, E. Alarcon, and D. Maksimovic, “Quantization noise shaping in
digital pwm converters,” in Power Electronics Specialists Conference, 2008. PESC
2008. IEEE, June 2008, pp. 127–133.
[55] R. D. Middlebrook, “Measurement of loop gain in feedback systems,” Int. J. Electronics,
vol. 38, no. 4, pp. 485–512, 1975.
[56] L. Scandola, L. Corradini, G. Spiazzi, C. Garbossa, P. Piersimoni, and A. Vecchi-
ato, “Online efficiency optimization technique for digitally controlled resonant dc/dc
converters,” in Applied Power Electronics Conference and Exposition (APEC), 2014
Twenty-Ninth Annual IEEE, March 2014, pp. 27–34.
[57] L. Scandola, “Online efficiency optimization algorithm for resonant converter,” Patent
US 20 150 171 729 A1, 06 18, 2015.
[58] A. Sepahvand, L. Scandola, Y. Zhang, and D. Maksimovic, “Voltage regulation and
efficiency optimization in a 100 mhz series resonant dc-dc converter,” in Applied
Power Electronics Conference and Exposition (APEC), 2015 IEEE, March 2015, pp.
2097–2103.
[59] L. Scandola, L. Corradini, and G. Spiazzi, “Small-signal modeling of uniformly sampled
phase shift modulators,” in Control and Modeling for Power Electronics (COMPEL),
2014 IEEE 15th Workshop on, June 2014, pp. 1–8.
184
Bibliography
[60] Scandola, L. and Corradini, L. and Spiazzi, G., “Small-signal modeling of uniformly
sampled phase shift modulators,” Power Electronics, IEEE Transactions on, vol. 30,
no. 10, pp. 5870–5880, Oct. 2015.
[61] L. Scandola, L. Corradini and G. Spiazzi, “Small-signal modeling of combined phase
shift and pulse width uniformly sampled modulators,” in Proc. 16th IEEE Workshop
on Control and Modeling for Power Electronics (COMPEL), 2015.
[62] L. Scandola, L. Corradini, and G. Spiazzi, “Multi-harmonic small-signal modeling
of digitally controlled dc-dc series resonant converters,” in Control and Modeling for
Power Electronics (COMPEL), 2015 IEEE 16th Workshop on, July 2015, pp. 1–8.
185
